Skip to content

Instantly share code, notes, and snippets.

View ssvb's full-sized avatar

Siarhei Siamashka ssvb

104 followers · 0 following
View GitHub Profile
@ssvb
ssvb / gist:29b23a52912d5b4480bc56558d29fe7f
Created April 20, 2016 07:57
Coin Jam from https://www.go-hero.net/jam/16/name/RX14
$ cat coin_jam.cr
n = 16
j = 50
max_bound = (2**n - 1).to_u64
min_bound = (max_bound - 2**(n-1) + 2).to_u64
puts "Case #1:"
cur = min_bound
@ssvb
ssvb / test-arm-neon-mix.S
Created March 31, 2016 09:38
/*
* Usage: gcc -DCPU_CLOCK_FREQUENCY=1200000000 test-arm-neon-mix.S && time ./a.out
* gcc -DCPU_CLOCK_FREQUENCY=1200000000 -DINTERLEAVED test-arm-neon-mix.S && time ./a.out
*
* | -DINTERLEAVED | separate ARM and NEON code chunks
* ------------+---------------+-----------------------------------
* Cortex-A15 | ~6.7 cycles | ~5.7 cycles (!)
* ------------+---------------+-----------------------------------
* Cortex-A8 | 7.0 cycles | 7.0 cycles
* ------------+---------------+-----------------------------------
@ssvb
ssvb / tinymembench-backwards-c-reorder.diff
Created March 27, 2016 00:26
diff --git a/util.c b/util.c
index 52e88b4..ec7c6ff 100644
--- a/util.c
+++ b/util.c
@@ -59,26 +59,30 @@ void aligned_block_copy_backwards(int64_t * __restrict dst,
int size)
{
int64_t t1, t2, t3, t4;
- src += size / 8 - 1;
- dst += size / 8 - 1;
@ssvb
ssvb / div-loop.c
Created March 21, 2016 20:02
Maybe a test for Cortex-A7 erratum 823274: Load or store which fails condition code check might cause deadlock or data corruption ? To be run together with sun4i-ss
int main()
{
volatile double a = 1.0;
volatile double b = 1.0;
for (;;) {
a /= b;
}
return 0;
}
@ssvb
ssvb / remix-mini-dmesg.txt
Created January 31, 2016 09:14
dmesg output from Remix OS running on Jide Remix Mini
<6>[ 0.000000] Initializing cgroup subsys cpuset
<6>[ 0.000000] Initializing cgroup subsys cpu
<6>[ 0.000000] Initializing cgroup subsys cpuacct
<5>[ 0.000000] Linux version 3.10.93 (jenkins@pallas.corp.jide.com) (gcc version 4.9.3 20150113 (prerelease) (Linaro GCC 4.9-2015.01-3) ) #1 SMP PREEMPT Thu Jan 14 13:49:55 CST 2016
<4>[ 0.000000] CPU: AArch64 Processor [410fd034] revision 4
<6>[ 0.000000] Machine: sun50iw1p1
<6>[ 0.000000] bootconsole [earlycon0] enabled
<6>[ 0.000000] cma: CMA: reserved 300 MiB at ad400000
<7>[ 0.000000] On node 0 totalpages: 520192
<7>[ 0.000000] DMA zone: 7112 pages used for memmap
@ssvb
ssvb / gist:67ebb38e8f8f2b9b5ee6
Created January 24, 2016 09:03
Work-in-progress U-Boot bootloader (still linked with the libdram blob) booting 32-bit Linux kernel on Pine64+ board
U-Boot SPL 2016.01-00352-ge77e0e4-dirty (Jan 24 2016 - 10:26:33)
DRAM:DRAM driver version: V1.0
DRAM Type = 3 (2:DDR2,3:DDR3,6:LPDDR2,7:LPDDR3)
DRAM clk = 672 MHz
DRAM zq value: 3b3bbb
DRAM single rank full DQ OK
DRAM size = 1024 MB
DRAM init ok
1024 MiB
Trying to boot from MMC
@ssvb
ssvb / gist:d0f40bf056742afb7ed9
Created January 19, 2016 15:16
/* Usage: gcc -DCPU_CLOCK_FREQUENCY=1008000000 test.S && time ./a.out
*/
.cpu cortex-a53+fp+simd
.file "1.c"
.text
.align 2
.global main
.type main, %function
main:
@ssvb
ssvb / arm64-neon-throughput-test.S
Created January 19, 2016 14:43
/* Usage: gcc -DCPU_CLOCK_FREQUENCY=1008000000 arm64-neon-throughput-test.S && time ./a.out
*/
.cpu cortex-a53+fp+simd
.file "1.c"
.text
.align 2
.global main
.type main, %function
main:
@ssvb
ssvb / 0001-OpenRISC-support-for-GCC-5.2.0.patch
Created December 14, 2015 07:05
From 29f1fc1eda7db3907a1f0f0ca7f2bdd0b541c62b Mon Sep 17 00:00:00 2001
From: Siarhei Siamashka <siarhei.siamashka@gmail.com>
Date: Mon, 14 Dec 2015 08:47:38 +0200
Subject: [PATCH] OpenRISC support for GCC 5.2.0
This is the difference between 1672972457156a6b701152f0f1c7c8696220a4dc
from https://github.com/openrisc/or1k-gcc.git and vanilla GCC 5.2.0
---
ChangeLog.or1k | 8 +
@ssvb
ssvb / 0001-OpenRISC-or1k-support-for-GCC-4.9.2.patch
Created December 12, 2015 03:15
From bd714466d306c1affb94da77b3343797c5e6450d Mon Sep 17 00:00:00 2001
From: Siarhei Siamashka <siarhei.siamashka@gmail.com>
Date: Sat, 12 Dec 2015 04:30:55 +0200
Subject: [PATCH] OpenRISC (or1k) support for GCC 4.9.2
This is the difference between 80794b79e069d2dc28e15d2843ef55a7066ed9a1
from https://github.com/openrisc/or1k-gcc.git and vanilla GCC 4.9.2
---
ChangeLog.or1k | 8 +
config.guess | 5 +-