Skip to content

Instantly share code, notes, and snippets.

Show Gist options
  • Save svmlegacy/95c8fe827dab5cce7a8d1bf518251194 to your computer and use it in GitHub Desktop.
Save svmlegacy/95c8fe827dab5cce7a8d1bf518251194 to your computer and use it in GitHub Desktop.
Intel Celeron G3900 Corefreq 1.86.2 Develop 2021-06-12
Intel Celeron G3900
CM8066201928610 SR2HV X746B941-00711
Skylake-S 2c2t 2.8 GHz GT1
Asus G11CD-K
BIOS 0807 (2018-03-16)
LGA1151
Intel H110 (Rev D1)
ME 11.6.0.1136
(Memory Controller Operating at PC4-17000 (2133 MHz) JEDEC spec, Limitation of Celeron G3900)
Corsair CMK8GX4M1A2400C16 ver 5.30
8 GB PC4-19200 1Rx8
2400 MHz 16-16-16-39 1.20 V
Hynix 8Gbit AFR
Patriot PSP44G266681H1
4 GB PC4-21300 1Rx8
2666 MHz 19-19-19-43
Spektek Unknown Rev
Fedora 34 x86-64
$ ./corefreq-cli -v
1.86.2
$ ./corefreq-cli -s
Processor [Intel(R) Celeron(R) CPU G3900 @ 2.80GHz]
|- Architecture [Skylake/S]
|- Vendor ID [GenuineIntel]
|- Microcode [0x000000ea]
|- Signature [ 06_5E]
|- Stepping [ 3]
|- Online CPU [ 2/ 2]
|- Base Clock [100.283]
|- Frequency (MHz) Ratio
Min 802.26 < 8 >
Max 2807.91 < 28 >
|- Factory [100.000]
2800 [ 28 ]
|- Performance
|- P-State
TGT 802.26 < 8 >
|- HWP
Min 802.26 < 8 >
Max 2807.91 < 28 >
TGT AUTO < 0 >
|- Turbo Boost [ UNLOCK]
1C 2807.91 < 28 >
2C 2807.91 < 28 >
3C 2807.91 < 28 >
4C 2807.91 < 28 >
|- Uncore [ LOCK]
Min 802.26 [ 8 ]
Max 2807.91 [ 28 ]
|- TDP Level [ 0:3 ]
|- Programmable [ UNLOCK]
|- Configuration [ LOCK]
|- Turbo Activation [ UNLOCK]
Nominal 2807.91 [ 28 ]
Turbo AUTO < 0 >
Instruction Set Extensions
|- 3DNow!/Ext [N/N] ADX [N] AES [Y] AVX/AVX2 [N/N]
|- AVX512-F [N] AVX512-DQ [N] AVX512-IFMA [N] AVX512-PF [N]
|- AVX512-ER [N] AVX512-CD [N] AVX512-BW [N] AVX512-VL [N]
|- AVX512-VBMI [N] AVX512-VBMI2 [N] AVX512-VNMI [N] AVX512-ALG [N]
|- AVX512-VPOP [N] AVX512-VNNIW [N] AVX512-FMAPS [N] AVX512-VP2I [N]
|- AVX512-BF16 [N] BMI1/BMI2 [N/N] CLWB [N] CLFLUSH/O [Y/Y]
|- CLAC-STAC [Y] CMOV [Y] CMPXCHG8B [Y] CMPXCHG16B [Y]
|- F16C [N] FPU [Y] FXSR [Y] LAHF-SAHF [Y]
|- MMX/Ext [Y/N] MON/MWAITX [Y/N] MOVBE [Y] PCLMULQDQ [Y]
|- POPCNT [Y] RDRAND [Y] RDSEED [Y] RDTSCP [Y]
|- SEP [Y] SHA [N] SSE [Y] SSE2 [Y]
|- SSE3 [Y] SSSE3 [Y] SSE4.1/4A [Y/N] SSE4.2 [Y]
|- SERIALIZE [N] SYSCALL [Y] SGX [Y] RDPID [N]
Features
|- 1 GB Pages Support 1GB-PAGES [Capable]
|- Advanced Configuration & Power Interface ACPI [Capable]
|- Advanced Programmable Interrupt Controller APIC [Capable]
|- Core Multi-Processing CMP Legacy [Missing]
|- L1 Data Cache Context ID CNXT-ID [Missing]
|- Direct Cache Access DCA [Missing]
|- Debugging Extension DE [Capable]
|- Debug Store & Precise Event Based Sampling DS, PEBS [Capable]
|- CPL Qualified Debug Store DS-CPL [Capable]
|- 64-Bit Debug Store DTES64 [Capable]
|- Fast-String Operation Fast-Strings [Capable]
|- Fused Multiply Add FMA | FMA4 [Missing]
|- Hardware Lock Elision HLE [Missing]
|- Instruction Based Sampling IBS [Missing]
|- Long Mode 64 bits IA64 | LM [Capable]
|- LightWeight Profiling LWP [Missing]
|- Machine-Check Architecture MCA [Capable]
|- Memory Protection Extensions MPX [Missing]
|- Model Specific Registers MSR [Capable]
|- Memory Type Range Registers MTRR [Capable]
|- OS-Enabled Ext. State Management OSXSAVE [Capable]
|- Physical Address Extension PAE [Capable]
|- Page Attribute Table PAT [Capable]
|- Pending Break Enable PBE [Capable]
|- Process Context Identifiers PCID [Capable]
|- Perfmon and Debug Capability PDCM [Capable]
|- Page Global Enable PGE [Capable]
|- Page Size Extension PSE [Capable]
|- 36-bit Page Size Extension PSE36 [Capable]
|- Processor Serial Number PSN [Missing]
|- Resource Director Technology/PQE RDT-A [Missing]
|- Resource Director Technology/PQM RDT-M [Missing]
|- Restricted Transactional Memory RTM [Missing]
|- Safer Mode Extensions SMX [Missing]
|- Self-Snoop SS [Capable]
|- Supervisor-Mode Access Prevention SMAP [Capable]
|- Supervisor-Mode Execution Prevention SMEP [Missing]
|- Time Stamp Counter TSC [Invariant]
|- Time Stamp Counter Deadline TSC-DEADLINE [Capable]
|- TSX Force Abort MSR Register TSX-ABORT [Capable]
|- TSX Suspend Load Address Tracking TSX-LDTRK [Missing]
|- User-Mode Instruction Prevention UMIP [Missing]
|- Virtual Mode Extension VME [Capable]
|- Virtual Machine Extensions VMX [Capable]
|- Extended xAPIC Support x2APIC [ x2APIC]
|- Execution Disable Bit Support XD-Bit [Capable]
|- XSAVE/XSTOR States XSAVE [Capable]
|- xTPR Update Control xTPR [Capable]
Mitigation mechanisms
|- Indirect Branch Restricted Speculation IBRS [Capable]
|- Indirect Branch Prediction Barrier IBPB [Capable]
|- Single Thread Indirect Branch Predictor STIBP [Capable]
|- Speculative Store Bypass Disable SSBD [Capable]
|- Writeback & invalidate the L1 data cache L1D-FLUSH [Capable]
|- Hypervisor - No flush L1D on VM entry L1DFL_VMENTRY_NO [Missing]
|- Architectural - Buffer Overwriting MD-CLEAR [Capable]
|- Architectural - Rogue Data Cache Load RDCL_NO [Missing]
|- Architectural - Enhanced IBRS IBRS_ALL [Missing]
|- Architectural - Return Stack Buffer Alternate RSBA [Missing]
|- Architectural - Speculative Store Bypass SSB_NO [Missing]
|- Architectural - Microarchitectural Data Sampling MDS_NO [Missing]
|- Architectural - TSX Asynchronous Abort TAA_NO [Missing]
|- Architectural - Page Size Change MCE PSCHANGE_MC_NO [Missing]
|- Architectural - Split Locked Access Exception SPLA [Missing]
Technologies
|- Data Cache Unit
|- L1 Prefetcher L1 HW < ON>
|- L1 IP Prefetcher L1 HW IP < ON>
|- L2 Prefetcher L2 HW < ON>
|- L2 Line Prefetcher L2 HW CL < ON>
|- System Management Mode SMM-Dual [OFF]
|- Hyper-Threading HTT [OFF]
|- SpeedStep EIST < ON>
|- Dynamic Acceleration IDA [OFF]
|- Turbo Boost TURBO <OFF>
|- Energy Efficiency Optimization EEO < ON>
|- Race To Halt Optimization R2H < ON>
|- Watchdog Timer TCO < ON>
|- Virtualization VMX [ ON]
|- I/O MMU VT-d [ ON]
|- Version [ 1.0]
|- Hypervisor [OFF]
|- Vendor ID [ N/A]
Performance Monitoring
|- Version PM [ 4]
|- Counters: General Fixed
| 8 x 48 bits 3 x 48 bits
|- Enhanced Halt State C1E <OFF>
|- C1 Auto Demotion C1A < ON>
|- C3 Auto Demotion C3A < ON>
|- C1 UnDemotion C1U < ON>
|- C3 UnDemotion C3U < ON>
|- C6 Core Demotion CC6 <OFF>
|- C6 Module Demotion MC6 <OFF>
|- Legacy Frequency ID control FID [OFF]
|- Legacy Voltage ID control VID [OFF]
|- P-State Hardware Coordination Feedback MPERF/APERF [ ON]
|- Hardware-Controlled Performance States HWP < ON>
|- Capabilities (MHz) Ratio
Lowest 100.28 [ 1 ]
Efficient 802.26 [ 8 ]
Guaranteed 2807.91 [ 28 ]
Highest 2807.91 [ 28 ]
|- Hardware Duty Cycling HDC < ON>
|- Package C-States
|- Configuration Control CONFIG [ LOCK]
|- Lowest C-State LIMIT < C2>
|- I/O MWAIT Redirection IOMWAIT <Disable>
|- Max C-State Inclusion RANGE < C6>
|- Core C-States
|- C-States Base Address BAR [ 0x1814]
|- MONITOR/MWAIT
|- State index: #0 #1 #2 #3 #4 #5 #6 #7
|- Sub C-State: 0 2 1 2 4 1 0 0
|- Core Cycles [Capable]
|- Instructions Retired [Capable]
|- Reference Cycles [Capable]
|- Last Level Cache References [Capable]
|- Last Level Cache Misses [Capable]
|- Branch Instructions Retired [Capable]
|- Branch Mispredicts Retired [Capable]
Power, Current & Thermal
|- Clock Modulation ODCM <Disable>
|- DutyCycle [ 0.00%]
|- Power Management PWR MGMT [ LOCK]
|- Energy Policy Bias Hint < 6>
|- Energy Policy HWP EPP < 128>
|- Junction Temperature TjMax [ 0:100C]
|- Digital Thermal Sensor DTS [Capable]
|- Power Limit Notification PLN [Capable]
|- Package Thermal Management PTM [Capable]
|- Thermal Monitor 1 TM1 [ Enable]
|- Thermal Monitor 2 TM2 [Capable]
|- Thermal Design Power TDP [ 54 W]
|- Minimum Power Min [Missing]
|- Maximum Power Max [Missing]
|- Thermal Design Power Package < Enable>
|- Power Limit ( 8 sec) PL1 < 54 W>
|- Power Limit ( 0 sec) PL2 < 200 W>
|- Thermal Design Power Core <Disable>
|- Power Limit PL1 [Missing]
|- Thermal Design Power Uncore <Disable>
|- Power Limit PL1 [Missing]
|- Thermal Design Power DRAM <Disable>
|- Power Limit PL1 [Missing]
|- Thermal Design Power Platform <Disable>
|- Power Limit PL1 [Missing]
|- Power Limit PL2 [Missing]
|- Electrical Design Current EDC [Missing]
|- Thermal Design Current TDC [Missing]
|- Units
|- Power watt [ 0.125000000]
|- Energy joule [ 0.000061035]
|- Window second [ 0.000976562]
$ ./corefreq-cli -M
Sunrise Point [190F]
Controller #0 Dual Channel
Bus Rate 8000 MT/s Bus Speed 8022 MT/s DRAM Speed 2133 MHz
Cha CL RCD RP RAS RRD RFC WR RTPr WTPr FAW B2B CWL CMD REFI
#0 16 16 16 35 23 374 0 8 34 24 0 13 2T 8316
#1 16 16 16 35 23 374 0 8 34 24 0 13 2T 8316
sgRR dgRR drRR ddRR sgRW dgRW drRW ddRW sgWR dgWR drWR ddWR
#0 6 4 6 7 10 10 11 12 27 22 5 5
#1 6 4 6 7 10 10 11 12 27 22 5 5
sgWW dgWW drWW ddWW CKE ECC
#0 6 4 7 7 4 0
#1 6 4 7 7 4 0
DIMM Geometry for channel #0
Slot Bank Rank Rows Columns Memory Size (MB)
#0 16 1 65536 1024 8192
DIMM Geometry for channel #1
Slot Bank Rank Rows Columns Memory Size (MB)
#0 16 1 65536 1024 4096
$ ./corefreq-cli -m
CPU Pkg Apic Core/Thread Caches (w)rite-Back (i)nclusive
# ID ID ID ID L1-Inst Way L1-Data Way L2 Way L3 Way
000:BSP 0 0 0 32768 8 32768 8 262144 4 2097152 8 i
001: 0 2 1 0 32768 8 32768 8 262144 4 2097152 8 i
$ ./corefreq-cli -B
[ 0] American Megatrends Inc.
[ 1] 0807
[ 2] 03/16/2018
[ 3] ASUSTeK COMPUTER INC.
[ 4] G11CD-K
[ 5] 0807
[ 6] H---C---0---
[ 7]
[ 8] Gaming
[ 9] ASUSTeK COMPUTER INC.
[10] G11CD-K
[11] Rev 1.xx
[12] 1---0---3---4--
$ ./corefreq-cli -k
Linux:
|- Release [5.12.9-300.fc34.x86_64]
|- Version [#1 SMP Thu Jun 3 13:51:40 UTC 2021]
|- Machine [x86_64]
Memory:
|- Total RAM 12131952 KB
|- Shared RAM 244496 KB
|- Free RAM 3830792 KB
|- Buffer RAM 4400 KB
|- Total High 0 KB
|- Free High 0 KB
CPU-Freq driver [ intel_pstate]
Governor [ Missing]
CPU-Idle driver [ intel_idle]
|- Idle Limit [ C8]
|- State POLL C1 C1E C3 C6 C7s C8
|- CPUIDLE MWAIT 0 MWAIT 0 MWAIT 0 MWAIT 0 MWAIT 0 MWAIT 0
|- Power -1 0 0 0 0 0 0
|- Latency 0 2 10 70 85 124 200
|- Residency 0 2 20 100 200 800 800
$ ./corefreq-cli -R
CPU FLAG TF IF IOPL NT RF VM AC VIF VIP ID
#0 0 0 0 0 0 0 0 0 0 0
#1 0 0 0 0 0 0 0 0 0 0
CR0: PE MP EM TS ET NE WP AM NW CD PG CR3: PWT PCD
#0 1 1 0 0 1 1 1 1 0 0 1 0 0
#1 1 1 0 0 1 1 1 1 0 0 1 0 0
CR4: VME PVI TSD DE PSE PAE MCE PGE PCE FX XMM UMIP 5LP VMX SMX FS
#0 0 0 0 0 1 1 1 1 0 1 1 0 0 0 0 1
#1 0 0 0 0 0 1 1 1 0 1 1 0 0 0 0 1
CR4:PCID SAV KL SME SMA PKE CET PKS CR8: TPL
#0 1 1 0 0 1 0 0 0 1
#1 1 1 0 0 1 0 0 0 1
EFCR LCK VMX^SGX [SENTER] [ SGX ] LMC EFER SCE LME LMA NXE SVM
#0 1 0 1 0 0 0 0 0 1 1 1 1 0
#1 1 0 1 0 0 0 0 0 1 1 1 1 0
$ ./corefreq-cli -u
CPU #0 function EAX EBX ECX EDX
|- 00000000:00000000 00000016 756e6547 6c65746e 49656e69
|- Largest Standard Function=00000016
|- 80000000:00000000 80000008 00000000 00000000 00000000
|- Largest Extended Function=80000008
|- 00000001:00000000 000506e3 00100800 4ffaebbf bfebfbff
|- 00000002:00000000 76036301 00f0b6ff 00000000 00c30000
|- 00000003:00000000 00000000 00000000 00000000 00000000
|- 00000004:00000000 1c004121 01c0003f 0000003f 00000000
|- 00000004:00000001 1c004122 01c0003f 0000003f 00000000
|- 00000004:00000002 1c004143 00c0003f 000003ff 00000000
|- 00000004:00000003 1c03c163 01c0003f 00000fff 00000006
|- 00000005:00000000 00000040 00000040 00000003 00142120
|- 00000006:00000000 000027f5 00000002 00000009 00000000
|- 00000007:00000000 00000000 02942607 00000000 9c002e00
|- 00000007:00000001 00000000 00000000 00000000 00000000
|- 00000009:00000000 00000000 00000000 00000000 00000000
|- 0000000a:00000000 07300804 00000000 00000000 00000603
|- 0000000b:00000000 00000001 00000001 00000100 00000000
|- 0000000d:00000000 00000003 00000240 00000240 00000000
|- 0000000d:00000001 0000000f 00000240 00000100 00000000
|- 0000000d:00000002 00000000 00000000 00000000 00000000
|- 0000000d:00000003 00000000 00000000 00000000 00000000
|- 0000000d:00000004 00000000 00000000 00000000 00000000
|- 0000000d:0000003e 00000000 00000000 00000000 00000000
|- 0000000f:00000000 00000000 00000000 00000000 00000000
|- 0000000f:00000001 00000000 00000000 00000000 00000000
|- 00000010:00000000 00000000 00000000 00000000 00000000
|- 00000010:00000001 00000000 00000000 00000000 00000000
|- 00000010:00000002 00000000 00000000 00000000 00000000
|- 00000010:00000003 00000000 00000000 00000000 00000000
|- 00000012:00000000 00000000 00000000 00000000 00000000
|- 00000012:00000001 00000000 00000000 00000000 00000000
|- 00000012:00000002 00000000 00000000 00000000 00000000
|- 00000014:00000000 00000001 0000000f 00000007 00000000
|- 00000014:00000001 02490002 003f3fff 00000000 00000000
|- 00000015:00000000 00000002 000000ea 00000000 00000000
|- 00000016:00000000 00000af0 00000af0 00000064 00000000
|- 00000017:00000000 00000af0 00000af0 00000064 00000000
|- 00000017:00000001 00000af0 00000af0 00000064 00000000
|- 00000017:00000002 00000af0 00000af0 00000064 00000000
|- 00000017:00000003 00000af0 00000af0 00000064 00000000
|- 00000018:00000000 00000af0 00000af0 00000064 00000000
|- 00000018:00000001 00000af0 00000af0 00000064 00000000
|- 00000019:00000000 00000af0 00000af0 00000064 00000000
|- 0000001a:00000000 00000af0 00000af0 00000064 00000000
|- 0000001b:00000000 00000af0 00000af0 00000064 00000000
|- 0000001f:00000000 00000af0 00000af0 00000064 00000000
|- 80000001:00000000 00000000 00000000 00000121 2c100800
|- 80000002:00000000 65746e49 2952286c 6c654320 6e6f7265
|- 80000003:00000000 20295228 20555043 30393347 20402030
|- 80000004:00000000 30382e32 007a4847 00000000 00000000
|- 80000005:00000000 00000000 00000000 00000000 00000000
|- 80000006:00000000 00000000 00000000 01006040 00000000
|- 80000007:00000000 00000000 00000000 00000000 00000100
|- 80000008:00000000 00003027 00000000 00000000 00000000
|- 8000000a:00000000 00000af0 00000af0 00000064 00000000
|- 80000019:00000000 00000af0 00000af0 00000064 00000000
|- 8000001a:00000000 00000af0 00000af0 00000064 00000000
|- 8000001b:00000000 00000af0 00000af0 00000064 00000000
|- 8000001c:00000000 00000af0 00000af0 00000064 00000000
|- 8000001d:00000000 00000af0 00000af0 00000064 00000000
|- 8000001d:00000001 00000af0 00000af0 00000064 00000000
|- 8000001d:00000002 00000af0 00000af0 00000064 00000000
|- 8000001d:00000003 00000af0 00000af0 00000064 00000000
|- 8000001e:00000000 00000af0 00000af0 00000064 00000000
|- 40000000:00000000 00000af0 00000af0 00000064 00000000
|- 40000001:00000000 00000af0 00000af0 00000064 00000000
|- 40000002:00000000 00000af0 00000af0 00000064 00000000
|- 40000003:00000000 00000af0 00000af0 00000064 00000000
|- 40000004:00000000 00000af0 00000af0 00000064 00000000
|- 40000005:00000000 00000af0 00000af0 00000064 00000000
|- 40000006:00000000 00000af0 00000af0 00000064 00000000
CPU #1 function EAX EBX ECX EDX
|- 00000000:00000000 00000016 756e6547 6c65746e 49656e69
|- Largest Standard Function=00000016
|- 80000000:00000000 80000008 00000000 00000000 00000000
|- Largest Extended Function=80000008
|- 00000001:00000000 000506e3 02100800 4ffaebbf bfebfbff
|- 00000002:00000000 76036301 00f0b6ff 00000000 00c30000
|- 00000003:00000000 00000000 00000000 00000000 00000000
|- 00000004:00000000 1c004121 01c0003f 0000003f 00000000
|- 00000004:00000001 1c004122 01c0003f 0000003f 00000000
|- 00000004:00000002 1c004143 00c0003f 000003ff 00000000
|- 00000004:00000003 1c03c163 01c0003f 00000fff 00000006
|- 00000005:00000000 00000040 00000040 00000003 00142120
|- 00000006:00000000 000027f5 00000002 00000009 00000000
|- 00000007:00000000 00000000 02942607 00000000 9c002e00
|- 00000007:00000001 00000000 00000000 00000000 00000000
|- 00000009:00000000 00000000 00000000 00000000 00000000
|- 0000000a:00000000 07300804 00000000 00000000 00000603
|- 0000000b:00000000 00000001 00000001 00000100 00000002
|- 0000000d:00000000 00000003 00000240 00000240 00000000
|- 0000000d:00000001 0000000f 00000240 00000100 00000000
|- 0000000d:00000002 00000000 00000000 00000000 00000000
|- 0000000d:00000003 00000000 00000000 00000000 00000000
|- 0000000d:00000004 00000000 00000000 00000000 00000000
|- 0000000d:0000003e 00000000 00000000 00000000 00000000
|- 0000000f:00000000 00000000 00000000 00000000 00000000
|- 0000000f:00000001 00000000 00000000 00000000 00000000
|- 00000010:00000000 00000000 00000000 00000000 00000000
|- 00000010:00000001 00000000 00000000 00000000 00000000
|- 00000010:00000002 00000000 00000000 00000000 00000000
|- 00000010:00000003 00000000 00000000 00000000 00000000
|- 00000012:00000000 00000000 00000000 00000000 00000000
|- 00000012:00000001 00000000 00000000 00000000 00000000
|- 00000012:00000002 00000000 00000000 00000000 00000000
|- 00000014:00000000 00000001 0000000f 00000007 00000000
|- 00000014:00000001 02490002 003f3fff 00000000 00000000
|- 00000015:00000000 00000002 000000ea 00000000 00000000
|- 00000016:00000000 00000af0 00000af0 00000064 00000000
|- 00000017:00000000 00000af0 00000af0 00000064 00000000
|- 00000017:00000001 00000af0 00000af0 00000064 00000000
|- 00000017:00000002 00000af0 00000af0 00000064 00000000
|- 00000017:00000003 00000af0 00000af0 00000064 00000000
|- 00000018:00000000 00000af0 00000af0 00000064 00000000
|- 00000018:00000001 00000af0 00000af0 00000064 00000000
|- 00000019:00000000 00000af0 00000af0 00000064 00000000
|- 0000001a:00000000 00000af0 00000af0 00000064 00000000
|- 0000001b:00000000 00000af0 00000af0 00000064 00000000
|- 0000001f:00000000 00000af0 00000af0 00000064 00000000
|- 80000001:00000000 00000000 00000000 00000121 2c100800
|- 80000002:00000000 65746e49 2952286c 6c654320 6e6f7265
|- 80000003:00000000 20295228 20555043 30393347 20402030
|- 80000004:00000000 30382e32 007a4847 00000000 00000000
|- 80000005:00000000 00000000 00000000 00000000 00000000
|- 80000006:00000000 00000000 00000000 01006040 00000000
|- 80000007:00000000 00000000 00000000 00000000 00000100
|- 80000008:00000000 00003027 00000000 00000000 00000000
|- 8000000a:00000000 00000af0 00000af0 00000064 00000000
|- 80000019:00000000 00000af0 00000af0 00000064 00000000
|- 8000001a:00000000 00000af0 00000af0 00000064 00000000
|- 8000001b:00000000 00000af0 00000af0 00000064 00000000
|- 8000001c:00000000 00000af0 00000af0 00000064 00000000
|- 8000001d:00000000 00000af0 00000af0 00000064 00000000
|- 8000001d:00000001 00000af0 00000af0 00000064 00000000
|- 8000001d:00000002 00000af0 00000af0 00000064 00000000
|- 8000001d:00000003 00000af0 00000af0 00000064 00000000
|- 8000001e:00000000 00000af0 00000af0 00000064 00000000
|- 40000000:00000000 00000af0 00000af0 00000064 00000000
|- 40000001:00000000 00000af0 00000af0 00000064 00000000
|- 40000002:00000000 00000af0 00000af0 00000064 00000000
|- 40000003:00000000 00000af0 00000af0 00000064 00000000
|- 40000004:00000000 00000af0 00000af0 00000064 00000000
|- 40000005:00000000 00000af0 00000af0 00000064 00000000
|- 40000006:00000000 00000af0 00000af0 00000064 00000000
@cyring
Copy link

cyring commented Jun 12, 2021

Much more data. Thank you.

Happy to see all these bits mentioned in Technologies.

We are also getting PL1/PL2 but just for one domain. I Need to check/debug for the remaining domains, if available.

I have to review the memory topology because 2 DIMMs of 8 and 4 GB don't necessarily mean "dual channels". Those may run in single.

Latest addition of CR8 flag is also showing up.
Fyi flags are updated during driver start-up. And each time, kernel is exiting the idle function iff CoreFreq is registered as the current Linux idle handler.

@svmlegacy
Copy link
Author

svmlegacy commented Jun 12, 2021

I have to review the memory topology because 2 DIMMs of 8 and 4 GB don't necessarily mean "dual channels". Those may run in single.

My understanding is that this configuration is a "Flex-Mode" memory access that is both single channel and dual channel at the same time
https://www.intel.ca/content/www/ca/en/support/articles/000005657/boards-and-kits.html

We are also getting PL1/PL2 but just for one domain. I Need to check/debug for the remaining domains, if available.

Keep in mind this CPU does not have Intel Turbo Boost Technology enabled, of which the power limits are part of. I'm not entirely sure if this CPU throttles by PL1 or not, the most I've gotten it to consume is 19 W

@cyring
Copy link

cyring commented Jun 12, 2021

I have to review the memory topology because 2 DIMMs of 8 and 4 GB don't necessarily mean "dual channels". Those may run in single.

My understanding is that this configuration is a "Flex-Mode" memory access that is both single channel and dual channel at the same time
https://www.intel.ca/content/www/ca/en/support/articles/000005657/boards-and-kits.html

I think so. I remember reading that into some registers specs but never have materials to test with. It will be nice to add FLEX ...

2 DIMMs have different SPD but only one reported twice.
Can you tell if the BIOS decided to align the IMC on the same timings for all sticks; or it's a bug: two different timings should have reported ?

@cyring
Copy link

cyring commented Jun 12, 2021

EDIT: This answer is provided in your link:

When using different speed DIMMs, the slowest memory timing is used.

Flex can be single or dual: this sounds like a fun time to decode this...

Sign up for free to join this conversation on GitHub. Already have an account? Sign in to comment