Created
July 13, 2024 13:10
-
-
Save varesa/e06a0c1d4f1ce47b400cec7d654875f2 to your computer and use it in GitHub Desktop.
This file contains bidirectional Unicode text that may be interpreted or compiled differently than what appears below. To review, open the file in an editor that reveals hidden Unicode characters.
Learn more about bidirectional Unicode characters
| Current System Time: Fri Jul 12 21:31:28 2024 | |
| Ethernet32/1 | |
| Current State Changes Last Change | |
| ------------- ------- ----------- | |
| Interface state down 3 2:17:44 ago | |
| Transceiver 100GBASE-CWDM4 20 0:22:44 ago | |
| Transceiver SN CRCL20190NDXP | |
| MAC Rx Local Fault true 29 0:23:03 ago | |
| MAC Rx Remote Fault false 30 0:23:03 ago | |
| BCM56960-TSCF line | |
| Model BCM56960-TSCF (A) (0x00c086,0x37,0x1) | |
| Firmware revision D10B | |
| PHY state linkDown 4 2:17:44 ago | |
| Interrupt count 3 | |
| Oper speed 100Gbps | |
| PCS RX link status down 28 0:23:03 ago | |
| PCS block lock ok 13 0:02:04 ago | |
| PCS high BER ok 0 never | |
| PCS err blocks 188 2 0:44:44 ago | |
| PCS BER 136 2 0:44:44 ago | |
| PCS lane block lock | |
| Lane 0 ok 13 0:02:04 ago | |
| Lane 1 ok 11 0:02:04 ago | |
| Lane 2 ok 11 0:02:04 ago | |
| Lane 3 ok 11 0:02:04 ago | |
| PCS lane alignment marker lock | |
| Lane 0 no AM lock 2 0:23:02 ago | |
| Lane 1 ok 11 0:02:04 ago | |
| Lane 2 ok 11 0:02:04 ago | |
| Lane 3 ok 11 0:02:04 ago | |
| PCS lane BIP errors | |
| Lane 0 0 0 never | |
| Lane 1 0 0 never | |
| Lane 2 0 0 never | |
| Lane 3 0 0 never | |
| PCS lane mapping | |
| PCS lane 00 01 02 03 | |
| PCS received lane 00 01 02 03 | |
| PMA/PMD RX link status up 81 0:02:04 ago | |
| PMA/PMD lane RX link status | |
| Lane 0 up 91 0:02:04 ago | |
| Lane 1 up 91 0:02:04 ago | |
| Lane 2 up 71 0:02:04 ago | |
| Lane 3 up 79 0:02:04 ago | |
| PMA/PMD RX signal detect ok 83 0:02:04 ago | |
| PMA/PMD lane RX signal detect | |
| Lane 0 ok 83 0:02:04 ago | |
| Lane 1 ok 83 0:02:04 ago | |
| Lane 2 ok 81 0:02:04 ago | |
| Lane 3 ok 83 0:02:04 ago | |
| Tx Equalization | |
| Lane pre1 main post1 post2 post3 | |
| 0 8 49 55 0 0 | |
| 1 8 49 55 0 0 | |
| 2 8 49 55 0 0 | |
| 3 8 49 55 0 0 | |
| SerDes Statistics | |
| Lane RXPPM CLK90 CLKP1 PF(M,L) VGA DCO TXPPM | |
| 0 771 36 0 0,2 17 -8 0 | |
| 1 770 37 1 0,2 17 -4 0 | |
| 2 770 39 1 0,1 16 5 0 | |
| 3 770 36 1 0,2 16 3 0 | |
| Lane DFE(1,2,3,4,5,6) | |
| 0 21,-17,6,0,-4,6 | |
| 1 19,-16,4,-2,0,3 | |
| 2 23,-11,9,3,3,6 | |
| 3 20,-19,7,-1,-1,6 |
Sign up for free
to join this conversation on GitHub.
Already have an account?
Sign in to comment