Created
November 1, 2013 00:25
-
-
Save vyazelenko/7259380 to your computer and use it in GitHub Desktop.
Intel Performance Counter Monitor output for TestClone case
This file contains bidirectional Unicode text that may be interpreted or compiled differently than what appears below. To review, open the file in an editor that reveals hidden Unicode characters.
Learn more about bidirectional Unicode characters
pcm.x "java -Xms4g -Xmx5g com.vyazelenko.blog.copyobject.TestClone" -nc -ns | |
Intel(r) Performance Counter Monitor V2.5.1 (2013-06-25 13:44:03 +0200 ID=76b6d1f) | |
Copyright (c) 2009-2012 Intel Corporation | |
Num logical cores: 8 | |
Num sockets: 1 | |
Threads per core: 2 | |
Core PMU (perfmon) version: 3 | |
Number of core PMU generic (programmable) counters: 4 | |
Width of generic (programmable) counters: 48 bits | |
Number of core PMU fixed counters: 3 | |
Width of fixed counters: 48 bits | |
Nominal core frequency: 2700000000 Hz | |
Package thermal spec power: 45 Watt; Package minimum power: 36 Watt; Package maximum power: 0 Watt; | |
Detected Intel(R) Core(TM) i7-3820QM CPU @ 2.70GHz "Intel(r) microarchitecture codename Ivy Bridge" | |
Executing "java -Xms4g -Xmx5g com.vyazelenko.blog.copyobject.TestClone" command: | |
... | |
EXEC : instructions per nominal CPU cycle | |
IPC : instructions per CPU cycle | |
FREQ : relation to nominal CPU frequency='unhalted clock ticks'/'invariant timer ticks' (includes Intel Turbo Boost) | |
AFREQ : relation to nominal CPU frequency while in active state (not in power-saving C state)='unhalted clock ticks'/'invariant timer ticks while in C0-state' (includes Intel Turbo Boost) | |
L3MISS: L3 cache misses | |
L2MISS: L2 cache misses (including other core's L2 cache *hits*) | |
L3HIT : L3 cache hit ratio (0.00-1.00) | |
L2HIT : L2 cache hit ratio (0.00-1.00) | |
L3CLK : ratio of CPU cycles lost due to L3 cache misses (0.00-1.00), in some cases could be >1.0 due to a higher memory latency | |
L2CLK : ratio of CPU cycles lost due to missing L2 cache but still hitting L3 cache (0.00-1.00) | |
READ : bytes read from memory controller (in GBytes) | |
WRITE : bytes written to memory controller (in GBytes) | |
TEMP : Temperature reading in 1 degree Celsius relative to the TjMax temperature (thermal headroom): 0 corresponds to the max temperature | |
Core (SKT) | EXEC | IPC | FREQ | AFREQ | L3MISS | L2MISS | L3HIT | L2HIT | L3CLK | L2CLK | READ | WRITE | TEMP | |
------------------------------------------------------------------------------------------------------------------- | |
TOTAL * 0.39 0.65 0.60 1.30 51 M 67 M 0.23 0.30 0.57 0.05 N/A N/A N/A | |
Instructions retired: 10 G ; Active cycles: 16 G ; Time (TSC): 3425 Mticks ; C0 (active,non-halted) core residency: 46.24 % | |
C1 core residency: 11.19 %; C3 core residency: 0.01 %; C6 core residency: 0.00 %; C7 core residency: 42.57 % | |
C2 package residency: 0.00 %; C3 package residency: 0.00 %; C6 package residency: 0.00 %; C7 package residency: 0.00 % | |
PHYSICAL CORE IPC : 1.29 => corresponds to 32.32 % utilization for cores in active state | |
Instructions per nominal CPU cycle: 0.78 => corresponds to 19.43 % core utilization over time interval | |
---------------------------------------------------------------------------------------------- |
Sign up for free
to join this conversation on GitHub.
Already have an account?
Sign in to comment