Skip to content

Instantly share code, notes, and snippets.

View Ravenslofty's full-sized avatar
💭
Black lives matter.

Lofty Ravenslofty

💭
Black lives matter.
143 followers · 39 following
View GitHub Profile
@Ravenslofty
Ravenslofty / foo.txt
Created January 21, 2020 18:03
00001
00010
00011
00100
00101
00110
00111
01000
01001
01010
@Ravenslofty
Ravenslofty / intel_almpack.cpp
Created January 17, 2020 16:58
// Can we reuse the last ALM?
auto last_alm = alms.back();
if (!last_alm->hasParam(ID(C0_MUX)) && !last_alm->hasParam(ID(F1_MUX)) &&
!last_alm->hasPort(ID(B)) && !last_alm->hasPort(ID(C1)) &&
!last_alm->hasPort(ID(E1)) && !last_alm->hasPort(ID(F1)) &&
!last_alm->hasPort(ID(COMB1))) {
@Ravenslofty
Ravenslofty / gpr.py
Last active January 1, 2020 18:21
from nmigen import *
from nmigen.back import rtlil, verilog
READ_PORTS_PER_CHANNEL = 2
WRITE_PORTS_PER_CHANNEL = 1
CHANNELS = 2
REGISTERS = 32
@Ravenslofty
Ravenslofty / dff_sim.v
Created December 6, 2019 14:11
module MISTRAL_FF(input D, CLK, ACn, ASn, EN, output reg Q);
parameter INIT = 1'b0;
initial Q = INIT;
always @(posedge CLK or negedge ACn or negedge ASn) begin
if (!ACn) begin
Q <= 0;
end
@Ravenslofty
Ravenslofty / errors.txt
Last active October 29, 2019 20:32
While trying to instantiate a cyclonev_ram_block:
Error (14107): WYSIWYG RAM primitive "memory_ram_inst.cache_1_inst.mem.0.0.0" uses Port A, Address port, which is inconsistent with port_a_logical_ram_depth parameter value File: //wsl$/Ubuntu-18.04/tmp/mistral-
build/out.v Line: 376783
Error (14093): Can't recognize value for port_a_last_address parameter for WYSIWYG RAM primitive "memory_ram_inst.cache_1_inst.mem.0.0.0" File: //wsl$/Ubuntu-18.04/tmp/mistral-build/out.v Line: 376783
Error (14107): WYSIWYG RAM primitive "memory_ram_inst.cache_1_inst.mem.0.0.0" uses Port B, Address port, which is inconsistent with port_b_logical_ram_depth parameter value File: //wsl$/Ubuntu-18.04/tmp/mistral-
build/out.v Line: 376783
Error (14093): Can't recognize value for port_b_last_address parameter for WYSIWYG RAM primitive "memory_ram_inst.cache_1_inst.mem.0.0.0" File: //wsl$/Ubuntu-18.04/tmp/mistral-build/out.v Line: 376783
Error (14107): WYSIWYG RAM primitive "memory_ram_inst.cache_1_inst.mem.0.0.0" uses Port B, Address
@Ravenslofty
Ravenslofty / seqpu.arch
Created August 28, 2019 17:14
arch(seqpu) = R"(
// "00" & lit ld lit, B
ld b, *14 ; %00 =a
// "0100" & op & lit push A, [SP--]
// "0101" & op & lit push A, [SP--]; ld SP A
// "0110" & op & lit pop [SP++], B
@Ravenslofty
Ravenslofty / test.rcf
Created August 5, 2019 18:25
### Routing Constraints File: test-disconnected-in.rcf
### Written on: Thu Aug 01 14:37:33 2019
### Written by: Version 18.1.1 Build 646 04/11/2019 SJ Lite Edition
section global_data {
rcf_written_by = "Quartus Prime 18.1 Build 646";
device = 5CGXBC4C7U19C8;
}
signal_name = lut {
@Ravenslofty
Ravenslofty / 00-01-02.txt
Last active July 19, 2019 13:57
0x0002D620 00 00 00 00 00 00 00 80 00 00 00 80 00 00 00 80 |................| \ 00 00 00 00 00 00 00 00 00 00 00 80 00 00 00 80 |................| \ 00 00 00 00 00 00 00 80 00 00 00 80 00 00 00 80 |................|
0x0002D630 00 00 00 80 00 00 00 00 00 00 00 00 00 00 00 00 |................| / 00 00 00 80 00 00 00 00 00 00 00 00 00 00 00 00 |................| / 00 00 00 80 00 00 00 00 00 00 00 00 00 00 00 00 |................|
0x0002D640 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 |................| \ 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 |................| \ 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 |................|
0x0002D650 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 |................| / 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 |................| / 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 |................|
0x0002D660 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 |................| \ 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 |................| \ 00 00
@Ravenslofty
Ravenslofty / settings.txt
Last active July 18, 2019 20:44
0x00000080 6A 6A 6A 6A 36 F4 FF FF 37 FA FF FF F6 F4 FF FF |jjjj6...7.......| \ 6A 6A 6A 6A 3E F4 FF FF 77 FD FF FF B6 F6 FF FF |jjjj>...w.......|
0x00000090 37 F1 FF FF B6 F2 FF FF 77 F0 FF FF B3 F9 FF FF |7.......w.......| / 37 F1 FF FF F6 F2 FF FF 77 F0 FF FF B3 F8 FF FF |7.......w.......|
0x000000A0 BA F8 FF FF 10 F0 FF FF 3B F0 FF FF 3A F6 FF FF |........;...:...| \ BA F9 FF FF 11 F2 FF FF 3B F0 FF FF 7B F7 FF FF |........;...{...|
0x000000B0 3A F5 FF FF 58 F8 FF FF 59 F8 FF FF 19 F4 FF FF |:...X...Y.......| / 7B F5 FF FF 59 F8 FF FF 59 F8 FF FF 18 F4 FF FF |{...Y...Y.......|
0x000000C0 BC F6 FF FF 7D F0 FF FF 58 F4 FF FF 7D F4 FF FF |....}...X...}...| \ 3D F4 FF FF FD F2 FF FF 18 F4 FF FF 7C F4 FF FF |=...........|...|
0x000000D0 7F F4 FF FF 39 F2 FF FF 9A F1 FF FF 99 F2 FF FF |....9...........| / 3D F4 FF FF 7A F2 FF FF 18 F0 FF FF 18 F1 FF FF |=...z...........|
0x000000E0 3D F1 FF FF 39 F4 FF FF 5C F5 FF FF 19 F0 FF FF |=...9...\.......| \ BF F3 FF FF 38 F4 FF FF 58 F5 FF FF 58 F0 FF FF |....8.
@Ravenslofty
Ravenslofty / lib.rs
Last active July 14, 2019 23:04
use std::{
io,
path::{Path, PathBuf},
process::Command,
};
use tempfile;
// use regex;