Skip to content

Instantly share code, notes, and snippets.

@SciresM SciresM/__patcher.py
Last active Sep 15, 2019

Embed
What would you like to do?
quick and dirty pokemon masters patcher
from struct import unpack as up, pack as pk
import arm64, os, sys
TEXT_START_OFFSET = 0x507300
TEXT_END_OFFSET = 0x32FEBF0
RWDATA_START = 0x3A9F000
ENCTABLE_START = 0x3F2C238
ENCTABLE_END = 0x3F957B8
INSTRUCTIONS = []
NOP = 0xD503201F
def get_instruction(address):
return INSTRUCTIONS[(address-TEXT_START_OFFSET)/4]
def set_instruction(address, value):
global INSTRUCTIONS
INSTRUCTIONS[(address - TEXT_START_OFFSET)/4] = value
def decode_instruction(address):
return arm64.decode_root(get_instruction(address))
def fix_obfuscation_type1(address, cur_name, cur_vals, next_name, next_vals, thr_name, thr_vals):
if cur_name != 'ADR_only_pcreladdr' or next_name != 'LDRSW_64_ldst_pos' or thr_name != 'ADD_64_addsub_shift':
return
assert cur_vals['Rd'] == 8 and cur_vals['immlo'] == 0 and cur_vals['immhi'] == 9
br_name, br_vals = decode_instruction(address + 8 * 4)
assert br_name == 'BR_64_branch_reg' and br_vals['Rn'] == 8
assert get_instruction(address + 4 * 9) == 0x4
set_instruction(address + 8 * 4, NOP)
set_instruction(address + 9 * 4, NOP)
def fix_obfuscation_type2(address, cur_name, cur_vals, next_name, next_vals, thr_name, thr_vals):
if cur_name != 'ADR_only_pcreladdr' or next_name != 'AND_64_log_shift' or thr_name != 'MOVZ_64_movewide':
return
assert cur_vals['Rd'] == 8 and cur_vals['immlo'] == 0 and cur_vals['immhi'] == 7
br_name, br_vals = decode_instruction(address + 6 * 4)
assert br_name == 'BR_64_branch_reg' and br_vals['Rn'] == 8
set_instruction(address + 6 * 4, NOP)
def fix_obfuscation_type3(address, cur_name, cur_vals, next_name, next_vals, thr_name, thr_vals):
if cur_name != 'MOVZ_64_movewide' or next_name != 'ADR_only_pcreladdr' or thr_name != 'MADD_64A_dp_3src':
return
br_name, br_vals = decode_instruction(address + 0xC)
assert br_name == 'BR_64_branch_reg' and br_vals['Rn'] == 8
assert next_vals['immhi'] == 3
assert cur_vals['Rd'] == 8 and cur_vals['hw'] == 0 and cur_vals['imm16'] == 1
set_instruction(address + 3 * 4, NOP)
def fix_obfuscation_type4(address, cur_name, cur_vals, next_name, next_vals, thr_name, thr_vals):
if cur_name != 'CSINC_32_condsel' or thr_name != 'ADR_only_pcreladdr':
return
if cur_vals['cond'] != 0 or cur_vals['Rn'] == 31:
return
assert thr_vals['immlo'] == 0 and thr_vals['immhi'] == 10
br_name, br_vals = decode_instruction(address + 11 * 4)
assert br_name == 'BR_64_branch_reg' and br_vals['Rn'] == thr_vals['Rd']
set_instruction(address + 11 * 4, NOP)
def fix_obfuscation_type5(address, cur_name, cur_vals, next_name, next_vals, thr_name, thr_vals):
if cur_name != 'CSINC_32_condsel' or next_name != 'ADR_only_pcreladdr':
return
assert thr_name == 'ORN_64_log_shift'
assert next_vals['immlo'] == 0 and next_vals['immhi'] == 10
br_name, br_vals = decode_instruction(address + 10 * 4)
assert br_name == 'BR_64_branch_reg' and br_vals['Rn'] == next_vals['Rd']
set_instruction(address + 10 * 4, NOP)
def fix_obfuscation(address, cur_name, cur_vals):
if cur_name != 'ADR_only_pcreladdr' and cur_name != 'MOVZ_64_movewide' and cur_name != 'CSINC_32_condsel':
return
try:
next_name, next_vals = decode_instruction(address + 4)
thr_name, thr_vals = decode_instruction(address + 8)
except:
return
fix_obfuscation_type1(address, cur_name, cur_vals, next_name, next_vals, thr_name, thr_vals)
fix_obfuscation_type2(address, cur_name, cur_vals, next_name, next_vals, thr_name, thr_vals)
fix_obfuscation_type3(address, cur_name, cur_vals, next_name, next_vals, thr_name, thr_vals)
fix_obfuscation_type4(address, cur_name, cur_vals, next_name, next_vals, thr_name, thr_vals)
fix_obfuscation_type5(address, cur_name, cur_vals, next_name, next_vals, thr_name, thr_vals)
RWDATA_KEY = 'ACC5B1411A1E954D994D75D9491CBC5DC8A3230B2ED5BEB36397F664E60AC8B3F28CD06A991AAB6660B1C7B02506B9309326B2E4CC67D8B258ACC9B269039310D63E9B92B1F4A94F902CBF571A03F14F306F51FCD940993C26B2D91C425CCD2904F198AE2E0DBCC11F363B98A6C09FC6010545E462B16794C26BE106152AED92'.decode('hex')
def decrypt_rwdata_portion(indata, offset, size):
return ''.join(chr(ord(indata[offset + i]) ^ ord(RWDATA_KEY[i & 0x7F])) for i in xrange(size))
def main(argc, argv):
global INSTRUCTIONS
if argc != 3:
print 'Usage: %s in out' % argv[0]
return 1
with open(argv[1], 'rb') as f:
indata = f.read()
text = indata[TEXT_START_OFFSET:TEXT_END_OFFSET]
INSTRUCTIONS = list(up('<'+('I'*(len(text)/4)), text))
STEP_DIFF = ((TEXT_END_OFFSET - TEXT_START_OFFSET) / 100) & ~3
for addr in xrange(TEXT_START_OFFSET, TEXT_END_OFFSET - 12, 4):
try:
cur_name, cur_vals = decode_instruction(addr)
except:
continue
fix_obfuscation(addr, cur_name, cur_vals)
if (addr - TEXT_START_OFFSET) % STEP_DIFF == 0:
print '%02d%%' % ((addr - TEXT_START_OFFSET) / STEP_DIFF)
ENTRIES = [up('<III', indata[i:i+12]) for i in xrange(ENCTABLE_START, ENCTABLE_END, 12)]
def get_offset(i):
absolute = (ENTRIES[i+1][0] - ENTRIES[i][0] - ENTRIES[i][1] - ENTRIES[i][2]) & 0xFFFFFFFF
if absolute & 0x80000000:
relative = absolute - 0x100000000
else:
relative = absolute
return relative
get_len = lambda i: (ENTRIES[i+1][0] + ENTRIES[i][1] - ENTRIES[i+1][1]) & 0xFFFFFFFF
get_reloc = lambda i: (ENTRIES[i+1][2] - ENTRIES[i+1][1] - ENTRIES[i][2]) & 0xFFFFFFFF
with open(argv[2], 'wb') as f:
f.write(indata[:TEXT_START_OFFSET])
f.write(pk('<'+('I'*(len(text)/4)), *INSTRUCTIONS))
f.write(indata[TEXT_END_OFFSET:])
for i in xrange(len(ENTRIES) - 1):
offset = get_offset(i)
length = get_len(i)
reloc = get_reloc(i)
if length == 0:
break
assert not reloc
start = ENCTABLE_START + offset
assert start >= RWDATA_START
f.seek(start)
f.write(decrypt_rwdata_portion(indata, start, length))
return 0
if __name__ == '__main__':
sys.exit(main(len(sys.argv), sys.argv))
def is_dataproc_immediate(d): return (d & 0x1c000000) == 0x10000000
def is_branch_and_sys(d): return (d & 0x1c000000) == 0x14000000
def is_load_and_store(d): return (d & 0x0a000000) == 0x08000000
def is_dataproc_register(d): return (d & 0x0e000000) == 0x0a000000
def is_dataproc_simd(d): return (d & 0x0e000000) == 0x0e000000
def is_pcreladdr(d): return (d & 0x1f000000) == 0x10000000
def is_addsub_imm(d): return (d & 0x1f000000) == 0x11000000
def is_log_imm(d): return (d & 0x1f800000) == 0x12000000
def is_movewide(d): return (d & 0x1f800000) == 0x12800000
def is_bitfield(d): return (d & 0x1f800000) == 0x13000000
def is_extract(d): return (d & 0x1f800000) == 0x13800000
def is_condbranch(d): return (d & 0xfe000000) == 0x54000000
def is_exception(d): return (d & 0xff000000) == 0xd4000000
def is_system(d): return (d & 0xffc00000) == 0xd5000000
def is_branch_reg(d): return (d & 0xfe000000) == 0xd6000000
def is_branch_imm(d): return (d & 0x7c000000) == 0x14000000
def is_compbranch(d): return (d & 0x7e000000) == 0x34000000
def is_testbranch(d): return (d & 0x7e000000) == 0x36000000
def is_asisdlse(d): return (d & 0xbfbf0000) == 0x0c000000
def is_asisdlsep(d): return (d & 0xbfa00000) == 0x0c800000
def is_asisdlso(d): return (d & 0xbf9f0000) == 0x0d000000
def is_asisdlsop(d): return (d & 0xbf800000) == 0x0d800000
def is_ldstexcl(d): return (d & 0x3f000000) == 0x08000000
def is_loadlit(d): return (d & 0x3b000000) == 0x18000000
def is_ldstnapair_offs(d): return (d & 0x3b800000) == 0x28000000
def is_ldstpair_post(d): return (d & 0x3b800000) == 0x28800000
def is_ldstpair_off(d): return (d & 0x3b800000) == 0x29000000
def is_ldstpair_pre(d): return (d & 0x3b800000) == 0x29800000
def is_ldst_unscaled(d): return (d & 0x3b200c00) == 0x38000000
def is_ldst_immpost(d): return (d & 0x3b200c00) == 0x38000400
def is_ldst_unpriv(d): return (d & 0x3b200c00) == 0x38000800
def is_ldst_immpre(d): return (d & 0x3b200c00) == 0x38000c00
def is_memop(d): return (d & 0x3b200c00) == 0x38200000
def is_ldst_regoff(d): return (d & 0x3b200c00) == 0x38200800
def is_ldst_pac(d): return (d & 0x3b200400) == 0x38200400
def is_ldst_pos(d): return (d & 0x3b000000) == 0x39000000
def is_dp_2src(d): return (d & 0x5fe00000) == 0x1ac00000
def is_dp_1src(d): return (d & 0x5fe00000) == 0x5ac00000
def is_log_shift(d): return (d & 0x1f000000) == 0x0a000000
def is_addsub_shift(d): return (d & 0x1f200000) == 0x0b000000
def is_addsub_ext(d): return (d & 0x1f200000) == 0x0b200000
def is_addsub_carry(d): return (d & 0x1fe00000) == 0x1a000000
def is_condcmp_reg(d): return (d & 0x1fe00800) == 0x1a400000
def is_condcmp_imm(d): return (d & 0x1fe00800) == 0x1a400800
def is_condsel(d): return (d & 0x1fe00000) == 0x1a800000
def is_dp_3src(d): return (d & 0x1f000000) == 0x1b000000
def is_cryptoaes(d): return (d & 0xff3e0c00) == 0x4e280800
def is_cryptosha3(d): return (d & 0xff208c00) == 0x5e000000
def is_cryptosha2(d): return (d & 0xff3e0c00) == 0x5e280800
def is_asisdone(d): return (d & 0xdfe08400) == 0x5e000400
def is_asisdsamefp16(d): return (d & 0xdf60c400) == 0x5e400400
def is_asisdmiscfp16(d): return (d & 0xdf7e0c00) == 0x5e780800
def is_asisdsame2(d): return (d & 0xdf208400) == 0x5e008400
def is_asisdmisc(d): return (d & 0xdf3e0c00) == 0x5e200800
def is_asisdpair(d): return (d & 0xdf3e0c00) == 0x5e300800
def is_asisddiff(d): return (d & 0xdf200c00) == 0x5e200000
def is_asisdsame(d): return (d & 0xdf200400) == 0x5e200400
def is_asisdshf(d): return (d & 0xdf800400) == 0x5f000400
def is_asisdelem(d): return (d & 0xdf000400) == 0x5f000000
def is_asimdtbl(d): return (d & 0xbf208c00) == 0x0e000000
def is_asimdperm(d): return (d & 0xbf208c00) == 0x0e000800
def is_asimdext(d): return (d & 0xbf208400) == 0x2e000000
def is_asimdins(d): return (d & 0x9fe08400) == 0x0e000400
def is_asimdsamefp16(d): return (d & 0x9f60c400) == 0x0e400400
def is_asimdmiscfp16(d): return (d & 0x9f7e0c00) == 0x0e780800
def is_asimdsame2(d): return (d & 0x9f208400) == 0x0e008400
def is_asimdmisc(d): return (d & 0x9f3e0c00) == 0x0e200800
def is_asimdall(d): return (d & 0x9f3e0c00) == 0x0e300800
def is_asimddiff(d): return (d & 0x9f200c00) == 0x0e200000
def is_asimdsame(d): return (d & 0x9f200400) == 0x0e200400
def is_asimdimm(d): return (d & 0x9ff80400) == 0x0f000400
def is_asimdshf(d): return (d & 0x9f800400) == 0x0f000400 and (d & 0x780000) != 0x000000
def is_asimdelem(d): return (d & 0x9f000400) == 0x0f000000
def is_crypto3_imm2(d): return (d & 0xffe0c000) == 0xce408000
def is_cryptosha512_3(d): return (d & 0xffe0b000) == 0xce608000
def is_crypto4(d): return (d & 0xff808000) == 0xce000000
def is_crypto3_imm6(d): return (d & 0xffe00000) == 0xce800000
def is_cryptosha512_2(d): return (d & 0xfffff000) == 0xcec08000
def is_float2fix(d): return (d & 0x5f200000) == 0x1e000000
def is_float2int(d): return (d & 0x5f20fc00) == 0x1e200000
def is_floatdp1(d): return (d & 0x5f207c00) == 0x1e204000
def is_floatcmp(d): return (d & 0x5f203c00) == 0x1e202000
def is_floatimm(d): return (d & 0x5f201c00) == 0x1e201000
def is_floatccmp(d): return (d & 0x5f200c00) == 0x1e200400
def is_floatdp2(d): return (d & 0x5f200c00) == 0x1e200800
def is_floatsel(d): return (d & 0x5f200c00) == 0x1e200c00
def is_floatdp3(d): return (d & 0x5f000000) == 0x1f000000
def is_CBZ_32_compbranch(d): return (d & 0xff000000) == 0x34000000
def is_CBNZ_32_compbranch(d): return (d & 0xff000000) == 0x35000000
def is_CBZ_64_compbranch(d): return (d & 0xff000000) == 0xb4000000
def is_CBNZ_64_compbranch(d): return (d & 0xff000000) == 0xb5000000
def is_B_only_condbranch(d): return (d & 0xff000010) == 0x54000000
def is_SVC_EX_exception(d): return (d & 0xffe0001f) == 0xd4000001
def is_HVC_EX_exception(d): return (d & 0xffe0001f) == 0xd4000002
def is_SMC_EX_exception(d): return (d & 0xffe0001f) == 0xd4000003
def is_BRK_EX_exception(d): return (d & 0xffe0001f) == 0xd4200000
def is_HLT_EX_exception(d): return (d & 0xffe0001f) == 0xd4400000
def is_DCPS1_DC_exception(d): return (d & 0xffe0001f) == 0xd4a00001
def is_DCPS2_DC_exception(d): return (d & 0xffe0001f) == 0xd4a00002
def is_DCPS3_DC_exception(d): return (d & 0xffe0001f) == 0xd4a00003
def is_MSR_SI_system(d): return (d & 0xfff8f01f) == 0xd500401f
def is_HINT_2(d): return (d & 0xfffff01f) == 0xd503201f and (d & 0x000d00) != 0x000000
def is_NOP_HI_system(d): return (d & 0xffffffff) == 0xd503201f
def is_YIELD_HI_system(d): return (d & 0xffffffff) == 0xd503203f
def is_WFE_HI_system(d): return (d & 0xffffffff) == 0xd503205f
def is_WFI_HI_system(d): return (d & 0xffffffff) == 0xd503207f
def is_SEV_HI_system(d): return (d & 0xffffffff) == 0xd503209f
def is_SEVL_HI_system(d): return (d & 0xffffffff) == 0xd50320bf
def is_HINT_1(d): return (d & 0xffffffdf) == 0xd50320df
def is_XPACLRI_HI_system(d): return (d & 0xffffffff) == 0xd50320ff
def is_PACIA1716_HI_system(d): return (d & 0xffffffff) == 0xd503211f
def is_PACIB1716_HI_system(d): return (d & 0xffffffff) == 0xd503215f
def is_AUTIA1716_HI_system(d): return (d & 0xffffffff) == 0xd503219f
def is_AUTIB1716_HI_system(d): return (d & 0xffffffff) == 0xd50321df
def is_HINT_3(d): return (d & 0xffffff1f) == 0xd503221f and (d & 0x0000c0) != 0x000000
def is_ESB_HI_system(d): return (d & 0xffffffff) == 0xd503221f
def is_PSB_HC_system(d): return (d & 0xffffffff) == 0xd503223f
def is_PACIAZ_HI_system(d): return (d & 0xffffffff) == 0xd503231f
def is_PACIASP_HI_system(d): return (d & 0xffffffff) == 0xd503233f
def is_PACIBZ_HI_system(d): return (d & 0xffffffff) == 0xd503235f
def is_PACIBSP_HI_system(d): return (d & 0xffffffff) == 0xd503237f
def is_AUTIAZ_HI_system(d): return (d & 0xffffffff) == 0xd503239f
def is_AUTIASP_HI_system(d): return (d & 0xffffffff) == 0xd50323bf
def is_AUTIBZ_HI_system(d): return (d & 0xffffffff) == 0xd50323df
def is_AUTIBSP_HI_system(d): return (d & 0xffffffff) == 0xd50323ff
def is_CLREX_BN_system(d): return (d & 0xfffff0ff) == 0xd503305f
def is_DSB_BO_system(d): return (d & 0xfffff0ff) == 0xd503309f
def is_DMB_BO_system(d): return (d & 0xfffff0ff) == 0xd50330bf
def is_ISB_BI_system(d): return (d & 0xfffff0ff) == 0xd50330df
def is_SYS_CR_system(d): return (d & 0xfff80000) == 0xd5080000
def is_MSR_SR_system(d): return (d & 0xfff00000) == 0xd5100000
def is_SYSL_RC_system(d): return (d & 0xfff80000) == 0xd5280000
def is_MRS_RS_system(d): return (d & 0xfff00000) == 0xd5300000
def is_TBZ_only_testbranch(d): return (d & 0x7f000000) == 0x36000000
def is_TBNZ_only_testbranch(d): return (d & 0x7f000000) == 0x37000000
def is_B_only_branch_imm(d): return (d & 0xfc000000) == 0x14000000
def is_BL_only_branch_imm(d): return (d & 0xfc000000) == 0x94000000
def is_BR_64_branch_reg(d): return (d & 0xfffffc1f) == 0xd61f0000
def is_BRAAZ_64_branch_reg(d): return (d & 0xfffffc1f) == 0xd61f081f
def is_BRABZ_64_branch_reg(d): return (d & 0xfffffc1f) == 0xd61f0c1f
def is_BLR_64_branch_reg(d): return (d & 0xfffffc1f) == 0xd63f0000
def is_BLRAAZ_64_branch_reg(d): return (d & 0xfffffc1f) == 0xd63f081f
def is_BLRABZ_64_branch_reg(d): return (d & 0xfffffc1f) == 0xd63f0c1f
def is_RET_64R_branch_reg(d): return (d & 0xfffffc1f) == 0xd65f0000
def is_RETAA_64E_branch_reg(d): return (d & 0xffffffff) == 0xd65f0bff
def is_RETAB_64E_branch_reg(d): return (d & 0xffffffff) == 0xd65f0fff
def is_ERET_64E_branch_reg(d): return (d & 0xffffffff) == 0xd69f03e0
def is_ERETAA_64E_branch_reg(d): return (d & 0xffffffff) == 0xd69f0bff
def is_ERETAB_64E_branch_reg(d): return (d & 0xffffffff) == 0xd69f0fff
def is_DRPS_64E_branch_reg(d): return (d & 0xffffffff) == 0xd6bf03e0
def is_BRAA_64P_branch_reg(d): return (d & 0xfffffc00) == 0xd71f0800
def is_BRAB_64P_branch_reg(d): return (d & 0xfffffc00) == 0xd71f0c00
def is_BLRAA_64P_branch_reg(d): return (d & 0xfffffc00) == 0xd73f0800
def is_BLRAB_64P_branch_reg(d): return (d & 0xfffffc00) == 0xd73f0c00
def is_ST4_asisdlse_R4(d): return (d & 0xbffff000) == 0x0c000000
def is_ST1_asisdlse_R4_4v(d): return (d & 0xbffff000) == 0x0c002000
def is_ST3_asisdlse_R3(d): return (d & 0xbffff000) == 0x0c004000
def is_ST1_asisdlse_R3_3v(d): return (d & 0xbffff000) == 0x0c006000
def is_ST1_asisdlse_R1_1v(d): return (d & 0xbffff000) == 0x0c007000
def is_ST2_asisdlse_R2(d): return (d & 0xbffff000) == 0x0c008000
def is_ST1_asisdlse_R2_2v(d): return (d & 0xbffff000) == 0x0c00a000
def is_LD4_asisdlse_R4(d): return (d & 0xbffff000) == 0x0c400000
def is_LD1_asisdlse_R4_4v(d): return (d & 0xbffff000) == 0x0c402000
def is_LD3_asisdlse_R3(d): return (d & 0xbffff000) == 0x0c404000
def is_LD1_asisdlse_R3_3v(d): return (d & 0xbffff000) == 0x0c406000
def is_LD1_asisdlse_R1_1v(d): return (d & 0xbffff000) == 0x0c407000
def is_LD2_asisdlse_R2(d): return (d & 0xbffff000) == 0x0c408000
def is_LD1_asisdlse_R2_2v(d): return (d & 0xbffff000) == 0x0c40a000
def is_ST4_asisdlsep_R4_r(d): return (d & 0xbfe0f000) == 0x0c800000 and (d & 0x1f0000) != 0x1f0000
def is_ST1_asisdlsep_R4_r4(d): return (d & 0xbfe0f000) == 0x0c802000 and (d & 0x1f0000) != 0x1f0000
def is_ST3_asisdlsep_R3_r(d): return (d & 0xbfe0f000) == 0x0c804000 and (d & 0x1f0000) != 0x1f0000
def is_ST1_asisdlsep_R3_r3(d): return (d & 0xbfe0f000) == 0x0c806000 and (d & 0x1f0000) != 0x1f0000
def is_ST1_asisdlsep_R1_r1(d): return (d & 0xbfe0f000) == 0x0c807000 and (d & 0x1f0000) != 0x1f0000
def is_ST2_asisdlsep_R2_r(d): return (d & 0xbfe0f000) == 0x0c808000 and (d & 0x1f0000) != 0x1f0000
def is_ST1_asisdlsep_R2_r2(d): return (d & 0xbfe0f000) == 0x0c80a000 and (d & 0x1f0000) != 0x1f0000
def is_ST4_asisdlsep_I4_i(d): return (d & 0xbffff000) == 0x0c9f0000
def is_ST1_asisdlsep_I4_i4(d): return (d & 0xbffff000) == 0x0c9f2000
def is_ST3_asisdlsep_I3_i(d): return (d & 0xbffff000) == 0x0c9f4000
def is_ST1_asisdlsep_I3_i3(d): return (d & 0xbffff000) == 0x0c9f6000
def is_ST1_asisdlsep_I1_i1(d): return (d & 0xbffff000) == 0x0c9f7000
def is_ST2_asisdlsep_I2_i(d): return (d & 0xbffff000) == 0x0c9f8000
def is_ST1_asisdlsep_I2_i2(d): return (d & 0xbffff000) == 0x0c9fa000
def is_LD4_asisdlsep_R4_r(d): return (d & 0xbfe0f000) == 0x0cc00000 and (d & 0x1f0000) != 0x1f0000
def is_LD1_asisdlsep_R4_r4(d): return (d & 0xbfe0f000) == 0x0cc02000 and (d & 0x1f0000) != 0x1f0000
def is_LD3_asisdlsep_R3_r(d): return (d & 0xbfe0f000) == 0x0cc04000 and (d & 0x1f0000) != 0x1f0000
def is_LD1_asisdlsep_R3_r3(d): return (d & 0xbfe0f000) == 0x0cc06000 and (d & 0x1f0000) != 0x1f0000
def is_LD1_asisdlsep_R1_r1(d): return (d & 0xbfe0f000) == 0x0cc07000 and (d & 0x1f0000) != 0x1f0000
def is_LD2_asisdlsep_R2_r(d): return (d & 0xbfe0f000) == 0x0cc08000 and (d & 0x1f0000) != 0x1f0000
def is_LD1_asisdlsep_R2_r2(d): return (d & 0xbfe0f000) == 0x0cc0a000 and (d & 0x1f0000) != 0x1f0000
def is_LD4_asisdlsep_I4_i(d): return (d & 0xbffff000) == 0x0cdf0000
def is_LD1_asisdlsep_I4_i4(d): return (d & 0xbffff000) == 0x0cdf2000
def is_LD3_asisdlsep_I3_i(d): return (d & 0xbffff000) == 0x0cdf4000
def is_LD1_asisdlsep_I3_i3(d): return (d & 0xbffff000) == 0x0cdf6000
def is_LD1_asisdlsep_I1_i1(d): return (d & 0xbffff000) == 0x0cdf7000
def is_LD2_asisdlsep_I2_i(d): return (d & 0xbffff000) == 0x0cdf8000
def is_LD1_asisdlsep_I2_i2(d): return (d & 0xbffff000) == 0x0cdfa000
def is_ST1_asisdlso_B1_1b(d): return (d & 0xbfffe000) == 0x0d000000
def is_ST3_asisdlso_B3_3b(d): return (d & 0xbfffe000) == 0x0d002000
def is_ST1_asisdlso_H1_1h(d): return (d & 0xbfffe400) == 0x0d004000
def is_ST3_asisdlso_H3_3h(d): return (d & 0xbfffe400) == 0x0d006000
def is_ST1_asisdlso_S1_1s(d): return (d & 0xbfffec00) == 0x0d008000
def is_ST1_asisdlso_D1_1d(d): return (d & 0xbffffc00) == 0x0d008400
def is_ST3_asisdlso_S3_3s(d): return (d & 0xbfffec00) == 0x0d00a000
def is_ST3_asisdlso_D3_3d(d): return (d & 0xbffffc00) == 0x0d00a400
def is_ST2_asisdlso_B2_2b(d): return (d & 0xbfffe000) == 0x0d200000
def is_ST4_asisdlso_B4_4b(d): return (d & 0xbfffe000) == 0x0d202000
def is_ST2_asisdlso_H2_2h(d): return (d & 0xbfffe400) == 0x0d204000
def is_ST4_asisdlso_H4_4h(d): return (d & 0xbfffe400) == 0x0d206000
def is_ST2_asisdlso_S2_2s(d): return (d & 0xbfffec00) == 0x0d208000
def is_ST2_asisdlso_D2_2d(d): return (d & 0xbffffc00) == 0x0d208400
def is_ST4_asisdlso_S4_4s(d): return (d & 0xbfffec00) == 0x0d20a000
def is_ST4_asisdlso_D4_4d(d): return (d & 0xbffffc00) == 0x0d20a400
def is_LD1_asisdlso_B1_1b(d): return (d & 0xbfffe000) == 0x0d400000
def is_LD3_asisdlso_B3_3b(d): return (d & 0xbfffe000) == 0x0d402000
def is_LD1_asisdlso_H1_1h(d): return (d & 0xbfffe400) == 0x0d404000
def is_LD3_asisdlso_H3_3h(d): return (d & 0xbfffe400) == 0x0d406000
def is_LD1_asisdlso_S1_1s(d): return (d & 0xbfffec00) == 0x0d408000
def is_LD1_asisdlso_D1_1d(d): return (d & 0xbffffc00) == 0x0d408400
def is_LD3_asisdlso_S3_3s(d): return (d & 0xbfffec00) == 0x0d40a000
def is_LD3_asisdlso_D3_3d(d): return (d & 0xbffffc00) == 0x0d40a400
def is_LD1R_asisdlso_R1(d): return (d & 0xbffff000) == 0x0d40c000
def is_LD3R_asisdlso_R3(d): return (d & 0xbffff000) == 0x0d40e000
def is_LD2_asisdlso_B2_2b(d): return (d & 0xbfffe000) == 0x0d600000
def is_LD4_asisdlso_B4_4b(d): return (d & 0xbfffe000) == 0x0d602000
def is_LD2_asisdlso_H2_2h(d): return (d & 0xbfffe400) == 0x0d604000
def is_LD4_asisdlso_H4_4h(d): return (d & 0xbfffe400) == 0x0d606000
def is_LD2_asisdlso_S2_2s(d): return (d & 0xbfffec00) == 0x0d608000
def is_LD2_asisdlso_D2_2d(d): return (d & 0xbffffc00) == 0x0d608400
def is_LD4_asisdlso_S4_4s(d): return (d & 0xbfffec00) == 0x0d60a000
def is_LD4_asisdlso_D4_4d(d): return (d & 0xbffffc00) == 0x0d60a400
def is_LD2R_asisdlso_R2(d): return (d & 0xbffff000) == 0x0d60c000
def is_LD4R_asisdlso_R4(d): return (d & 0xbffff000) == 0x0d60e000
def is_ST1_asisdlsop_BX1_r1b(d): return (d & 0xbfe0e000) == 0x0d800000 and (d & 0x1f0000) != 0x1f0000
def is_ST3_asisdlsop_BX3_r3b(d): return (d & 0xbfe0e000) == 0x0d802000 and (d & 0x1f0000) != 0x1f0000
def is_ST1_asisdlsop_HX1_r1h(d): return (d & 0xbfe0e400) == 0x0d804000 and (d & 0x1f0000) != 0x1f0000
def is_ST3_asisdlsop_HX3_r3h(d): return (d & 0xbfe0e400) == 0x0d806000 and (d & 0x1f0000) != 0x1f0000
def is_ST1_asisdlsop_SX1_r1s(d): return (d & 0xbfe0ec00) == 0x0d808000 and (d & 0x1f0000) != 0x1f0000
def is_ST1_asisdlsop_DX1_r1d(d): return (d & 0xbfe0fc00) == 0x0d808400 and (d & 0x1f0000) != 0x1f0000
def is_ST3_asisdlsop_SX3_r3s(d): return (d & 0xbfe0ec00) == 0x0d80a000 and (d & 0x1f0000) != 0x1f0000
def is_ST3_asisdlsop_DX3_r3d(d): return (d & 0xbfe0fc00) == 0x0d80a400 and (d & 0x1f0000) != 0x1f0000
def is_ST1_asisdlsop_B1_i1b(d): return (d & 0xbfffe000) == 0x0d9f0000
def is_ST3_asisdlsop_B3_i3b(d): return (d & 0xbfffe000) == 0x0d9f2000
def is_ST1_asisdlsop_H1_i1h(d): return (d & 0xbfffe400) == 0x0d9f4000
def is_ST3_asisdlsop_H3_i3h(d): return (d & 0xbfffe400) == 0x0d9f6000
def is_ST1_asisdlsop_S1_i1s(d): return (d & 0xbfffec00) == 0x0d9f8000
def is_ST1_asisdlsop_D1_i1d(d): return (d & 0xbffffc00) == 0x0d9f8400
def is_ST3_asisdlsop_S3_i3s(d): return (d & 0xbfffec00) == 0x0d9fa000
def is_ST3_asisdlsop_D3_i3d(d): return (d & 0xbffffc00) == 0x0d9fa400
def is_ST2_asisdlsop_BX2_r2b(d): return (d & 0xbfe0e000) == 0x0da00000 and (d & 0x1f0000) != 0x1f0000
def is_ST4_asisdlsop_BX4_r4b(d): return (d & 0xbfe0e000) == 0x0da02000 and (d & 0x1f0000) != 0x1f0000
def is_ST2_asisdlsop_HX2_r2h(d): return (d & 0xbfe0e400) == 0x0da04000 and (d & 0x1f0000) != 0x1f0000
def is_ST4_asisdlsop_HX4_r4h(d): return (d & 0xbfe0e400) == 0x0da06000 and (d & 0x1f0000) != 0x1f0000
def is_ST2_asisdlsop_SX2_r2s(d): return (d & 0xbfe0ec00) == 0x0da08000 and (d & 0x1f0000) != 0x1f0000
def is_ST2_asisdlsop_DX2_r2d(d): return (d & 0xbfe0fc00) == 0x0da08400 and (d & 0x1f0000) != 0x1f0000
def is_ST4_asisdlsop_SX4_r4s(d): return (d & 0xbfe0ec00) == 0x0da0a000 and (d & 0x1f0000) != 0x1f0000
def is_ST4_asisdlsop_DX4_r4d(d): return (d & 0xbfe0fc00) == 0x0da0a400 and (d & 0x1f0000) != 0x1f0000
def is_ST2_asisdlsop_B2_i2b(d): return (d & 0xbfffe000) == 0x0dbf0000
def is_ST4_asisdlsop_B4_i4b(d): return (d & 0xbfffe000) == 0x0dbf2000
def is_ST2_asisdlsop_H2_i2h(d): return (d & 0xbfffe400) == 0x0dbf4000
def is_ST4_asisdlsop_H4_i4h(d): return (d & 0xbfffe400) == 0x0dbf6000
def is_ST2_asisdlsop_S2_i2s(d): return (d & 0xbfffec00) == 0x0dbf8000
def is_ST2_asisdlsop_D2_i2d(d): return (d & 0xbffffc00) == 0x0dbf8400
def is_ST4_asisdlsop_S4_i4s(d): return (d & 0xbfffec00) == 0x0dbfa000
def is_ST4_asisdlsop_D4_i4d(d): return (d & 0xbffffc00) == 0x0dbfa400
def is_LD1_asisdlsop_BX1_r1b(d): return (d & 0xbfe0e000) == 0x0dc00000 and (d & 0x1f0000) != 0x1f0000
def is_LD3_asisdlsop_BX3_r3b(d): return (d & 0xbfe0e000) == 0x0dc02000 and (d & 0x1f0000) != 0x1f0000
def is_LD1_asisdlsop_HX1_r1h(d): return (d & 0xbfe0e400) == 0x0dc04000 and (d & 0x1f0000) != 0x1f0000
def is_LD3_asisdlsop_HX3_r3h(d): return (d & 0xbfe0e400) == 0x0dc06000 and (d & 0x1f0000) != 0x1f0000
def is_LD1_asisdlsop_SX1_r1s(d): return (d & 0xbfe0ec00) == 0x0dc08000 and (d & 0x1f0000) != 0x1f0000
def is_LD1_asisdlsop_DX1_r1d(d): return (d & 0xbfe0fc00) == 0x0dc08400 and (d & 0x1f0000) != 0x1f0000
def is_LD3_asisdlsop_SX3_r3s(d): return (d & 0xbfe0ec00) == 0x0dc0a000 and (d & 0x1f0000) != 0x1f0000
def is_LD3_asisdlsop_DX3_r3d(d): return (d & 0xbfe0fc00) == 0x0dc0a400 and (d & 0x1f0000) != 0x1f0000
def is_LD1R_asisdlsop_RX1_r(d): return (d & 0xbfe0f000) == 0x0dc0c000 and (d & 0x1f0000) != 0x1f0000
def is_LD3R_asisdlsop_RX3_r(d): return (d & 0xbfe0f000) == 0x0dc0e000 and (d & 0x1f0000) != 0x1f0000
def is_LD1_asisdlsop_B1_i1b(d): return (d & 0xbfffe000) == 0x0ddf0000
def is_LD3_asisdlsop_B3_i3b(d): return (d & 0xbfffe000) == 0x0ddf2000
def is_LD1_asisdlsop_H1_i1h(d): return (d & 0xbfffe400) == 0x0ddf4000
def is_LD3_asisdlsop_H3_i3h(d): return (d & 0xbfffe400) == 0x0ddf6000
def is_LD1_asisdlsop_S1_i1s(d): return (d & 0xbfffec00) == 0x0ddf8000
def is_LD1_asisdlsop_D1_i1d(d): return (d & 0xbffffc00) == 0x0ddf8400
def is_LD3_asisdlsop_S3_i3s(d): return (d & 0xbfffec00) == 0x0ddfa000
def is_LD3_asisdlsop_D3_i3d(d): return (d & 0xbffffc00) == 0x0ddfa400
def is_LD1R_asisdlsop_R1_i(d): return (d & 0xbffff000) == 0x0ddfc000
def is_LD3R_asisdlsop_R3_i(d): return (d & 0xbffff000) == 0x0ddfe000
def is_LD2_asisdlsop_BX2_r2b(d): return (d & 0xbfe0e000) == 0x0de00000 and (d & 0x1f0000) != 0x1f0000
def is_LD4_asisdlsop_BX4_r4b(d): return (d & 0xbfe0e000) == 0x0de02000 and (d & 0x1f0000) != 0x1f0000
def is_LD2_asisdlsop_HX2_r2h(d): return (d & 0xbfe0e400) == 0x0de04000 and (d & 0x1f0000) != 0x1f0000
def is_LD4_asisdlsop_HX4_r4h(d): return (d & 0xbfe0e400) == 0x0de06000 and (d & 0x1f0000) != 0x1f0000
def is_LD2_asisdlsop_SX2_r2s(d): return (d & 0xbfe0ec00) == 0x0de08000 and (d & 0x1f0000) != 0x1f0000
def is_LD2_asisdlsop_DX2_r2d(d): return (d & 0xbfe0fc00) == 0x0de08400 and (d & 0x1f0000) != 0x1f0000
def is_LD4_asisdlsop_SX4_r4s(d): return (d & 0xbfe0ec00) == 0x0de0a000 and (d & 0x1f0000) != 0x1f0000
def is_LD4_asisdlsop_DX4_r4d(d): return (d & 0xbfe0fc00) == 0x0de0a400 and (d & 0x1f0000) != 0x1f0000
def is_LD2R_asisdlsop_RX2_r(d): return (d & 0xbfe0f000) == 0x0de0c000 and (d & 0x1f0000) != 0x1f0000
def is_LD4R_asisdlsop_RX4_r(d): return (d & 0xbfe0f000) == 0x0de0e000 and (d & 0x1f0000) != 0x1f0000
def is_LD2_asisdlsop_B2_i2b(d): return (d & 0xbfffe000) == 0x0dff0000
def is_LD4_asisdlsop_B4_i4b(d): return (d & 0xbfffe000) == 0x0dff2000
def is_LD2_asisdlsop_H2_i2h(d): return (d & 0xbfffe400) == 0x0dff4000
def is_LD4_asisdlsop_H4_i4h(d): return (d & 0xbfffe400) == 0x0dff6000
def is_LD2_asisdlsop_S2_i2s(d): return (d & 0xbfffec00) == 0x0dff8000
def is_LD2_asisdlsop_D2_i2d(d): return (d & 0xbffffc00) == 0x0dff8400
def is_LD4_asisdlsop_S4_i4s(d): return (d & 0xbfffec00) == 0x0dffa000
def is_LD4_asisdlsop_D4_i4d(d): return (d & 0xbffffc00) == 0x0dffa400
def is_LD2R_asisdlsop_R2_i(d): return (d & 0xbffff000) == 0x0dffc000
def is_LD4R_asisdlsop_R4_i(d): return (d & 0xbffff000) == 0x0dffe000
def is_LDADDB_32_memop(d): return (d & 0xffe0fc00) == 0x38200000 and (d & 0x00001f) != 0x00001f
def is_STADDB_32S_memop(d): return (d & 0xffe0fc1f) == 0x3820001f
def is_LDCLRB_32_memop(d): return (d & 0xffe0fc00) == 0x38201000 and (d & 0x00001f) != 0x00001f
def is_STCLRB_32S_memop(d): return (d & 0xffe0fc1f) == 0x3820101f
def is_LDEORB_32_memop(d): return (d & 0xffe0fc00) == 0x38202000 and (d & 0x00001f) != 0x00001f
def is_STEORB_32S_memop(d): return (d & 0xffe0fc1f) == 0x3820201f
def is_LDSETB_32_memop(d): return (d & 0xffe0fc00) == 0x38203000 and (d & 0x00001f) != 0x00001f
def is_STSETB_32S_memop(d): return (d & 0xffe0fc1f) == 0x3820301f
def is_LDSMAXB_32_memop(d): return (d & 0xffe0fc00) == 0x38204000 and (d & 0x00001f) != 0x00001f
def is_STSMAXB_32S_memop(d): return (d & 0xffe0fc1f) == 0x3820401f
def is_LDSMINB_32_memop(d): return (d & 0xffe0fc00) == 0x38205000 and (d & 0x00001f) != 0x00001f
def is_STSMINB_32S_memop(d): return (d & 0xffe0fc1f) == 0x3820501f
def is_LDUMAXB_32_memop(d): return (d & 0xffe0fc00) == 0x38206000 and (d & 0x00001f) != 0x00001f
def is_STUMAXB_32S_memop(d): return (d & 0xffe0fc1f) == 0x3820601f
def is_LDUMINB_32_memop(d): return (d & 0xffe0fc00) == 0x38207000 and (d & 0x00001f) != 0x00001f
def is_STUMINB_32S_memop(d): return (d & 0xffe0fc1f) == 0x3820701f
def is_SWPB_32_memop(d): return (d & 0xffe0fc00) == 0x38208000
def is_LDADDLB_32_memop(d): return (d & 0xffe0fc00) == 0x38600000 and (d & 0x00001f) != 0x00001f
def is_STADDLB_32S_memop(d): return (d & 0xffe0fc1f) == 0x3860001f
def is_LDCLRLB_32_memop(d): return (d & 0xffe0fc00) == 0x38601000 and (d & 0x00001f) != 0x00001f
def is_STCLRLB_32S_memop(d): return (d & 0xffe0fc1f) == 0x3860101f
def is_LDEORLB_32_memop(d): return (d & 0xffe0fc00) == 0x38602000 and (d & 0x00001f) != 0x00001f
def is_STEORLB_32S_memop(d): return (d & 0xffe0fc1f) == 0x3860201f
def is_LDSETLB_32_memop(d): return (d & 0xffe0fc00) == 0x38603000 and (d & 0x00001f) != 0x00001f
def is_STSETLB_32S_memop(d): return (d & 0xffe0fc1f) == 0x3860301f
def is_LDSMAXLB_32_memop(d): return (d & 0xffe0fc00) == 0x38604000 and (d & 0x00001f) != 0x00001f
def is_STSMAXLB_32S_memop(d): return (d & 0xffe0fc1f) == 0x3860401f
def is_LDSMINLB_32_memop(d): return (d & 0xffe0fc00) == 0x38605000 and (d & 0x00001f) != 0x00001f
def is_STSMINLB_32S_memop(d): return (d & 0xffe0fc1f) == 0x3860501f
def is_LDUMAXLB_32_memop(d): return (d & 0xffe0fc00) == 0x38606000 and (d & 0x00001f) != 0x00001f
def is_STUMAXLB_32S_memop(d): return (d & 0xffe0fc1f) == 0x3860601f
def is_LDUMINLB_32_memop(d): return (d & 0xffe0fc00) == 0x38607000 and (d & 0x00001f) != 0x00001f
def is_STUMINLB_32S_memop(d): return (d & 0xffe0fc1f) == 0x3860701f
def is_SWPLB_32_memop(d): return (d & 0xffe0fc00) == 0x38608000
def is_LDADDAB_32_memop(d): return (d & 0xffe0fc00) == 0x38a00000
def is_LDCLRAB_32_memop(d): return (d & 0xffe0fc00) == 0x38a01000
def is_LDEORAB_32_memop(d): return (d & 0xffe0fc00) == 0x38a02000
def is_LDSETAB_32_memop(d): return (d & 0xffe0fc00) == 0x38a03000
def is_LDSMAXAB_32_memop(d): return (d & 0xffe0fc00) == 0x38a04000
def is_LDSMINAB_32_memop(d): return (d & 0xffe0fc00) == 0x38a05000
def is_LDUMAXAB_32_memop(d): return (d & 0xffe0fc00) == 0x38a06000
def is_LDUMINAB_32_memop(d): return (d & 0xffe0fc00) == 0x38a07000
def is_SWPAB_32_memop(d): return (d & 0xffe0fc00) == 0x38a08000
def is_LDAPRB_32L_memop(d): return (d & 0xffe0fc00) == 0x38a0c000
def is_LDADDALB_32_memop(d): return (d & 0xffe0fc00) == 0x38e00000
def is_LDCLRALB_32_memop(d): return (d & 0xffe0fc00) == 0x38e01000
def is_LDEORALB_32_memop(d): return (d & 0xffe0fc00) == 0x38e02000
def is_LDSETALB_32_memop(d): return (d & 0xffe0fc00) == 0x38e03000
def is_LDSMAXALB_32_memop(d): return (d & 0xffe0fc00) == 0x38e04000
def is_LDSMINALB_32_memop(d): return (d & 0xffe0fc00) == 0x38e05000
def is_LDUMAXALB_32_memop(d): return (d & 0xffe0fc00) == 0x38e06000
def is_LDUMINALB_32_memop(d): return (d & 0xffe0fc00) == 0x38e07000
def is_SWPALB_32_memop(d): return (d & 0xffe0fc00) == 0x38e08000
def is_LDADDH_32_memop(d): return (d & 0xffe0fc00) == 0x78200000 and (d & 0x00001f) != 0x00001f
def is_STADDH_32S_memop(d): return (d & 0xffe0fc1f) == 0x7820001f
def is_LDCLRH_32_memop(d): return (d & 0xffe0fc00) == 0x78201000 and (d & 0x00001f) != 0x00001f
def is_STCLRH_32S_memop(d): return (d & 0xffe0fc1f) == 0x7820101f
def is_LDEORH_32_memop(d): return (d & 0xffe0fc00) == 0x78202000 and (d & 0x00001f) != 0x00001f
def is_STEORH_32S_memop(d): return (d & 0xffe0fc1f) == 0x7820201f
def is_LDSETH_32_memop(d): return (d & 0xffe0fc00) == 0x78203000 and (d & 0x00001f) != 0x00001f
def is_STSETH_32S_memop(d): return (d & 0xffe0fc1f) == 0x7820301f
def is_LDSMAXH_32_memop(d): return (d & 0xffe0fc00) == 0x78204000 and (d & 0x00001f) != 0x00001f
def is_STSMAXH_32S_memop(d): return (d & 0xffe0fc1f) == 0x7820401f
def is_LDSMINH_32_memop(d): return (d & 0xffe0fc00) == 0x78205000 and (d & 0x00001f) != 0x00001f
def is_STSMINH_32S_memop(d): return (d & 0xffe0fc1f) == 0x7820501f
def is_LDUMAXH_32_memop(d): return (d & 0xffe0fc00) == 0x78206000 and (d & 0x00001f) != 0x00001f
def is_STUMAXH_32S_memop(d): return (d & 0xffe0fc1f) == 0x7820601f
def is_LDUMINH_32_memop(d): return (d & 0xffe0fc00) == 0x78207000 and (d & 0x00001f) != 0x00001f
def is_STUMINH_32S_memop(d): return (d & 0xffe0fc1f) == 0x7820701f
def is_SWPH_32_memop(d): return (d & 0xffe0fc00) == 0x78208000
def is_LDADDLH_32_memop(d): return (d & 0xffe0fc00) == 0x78600000 and (d & 0x00001f) != 0x00001f
def is_STADDLH_32S_memop(d): return (d & 0xffe0fc1f) == 0x7860001f
def is_LDCLRLH_32_memop(d): return (d & 0xffe0fc00) == 0x78601000 and (d & 0x00001f) != 0x00001f
def is_STCLRLH_32S_memop(d): return (d & 0xffe0fc1f) == 0x7860101f
def is_LDEORLH_32_memop(d): return (d & 0xffe0fc00) == 0x78602000 and (d & 0x00001f) != 0x00001f
def is_STEORLH_32S_memop(d): return (d & 0xffe0fc1f) == 0x7860201f
def is_LDSETLH_32_memop(d): return (d & 0xffe0fc00) == 0x78603000 and (d & 0x00001f) != 0x00001f
def is_STSETLH_32S_memop(d): return (d & 0xffe0fc1f) == 0x7860301f
def is_LDSMAXLH_32_memop(d): return (d & 0xffe0fc00) == 0x78604000 and (d & 0x00001f) != 0x00001f
def is_STSMAXLH_32S_memop(d): return (d & 0xffe0fc1f) == 0x7860401f
def is_LDSMINLH_32_memop(d): return (d & 0xffe0fc00) == 0x78605000 and (d & 0x00001f) != 0x00001f
def is_STSMINLH_32S_memop(d): return (d & 0xffe0fc1f) == 0x7860501f
def is_LDUMAXLH_32_memop(d): return (d & 0xffe0fc00) == 0x78606000 and (d & 0x00001f) != 0x00001f
def is_STUMAXLH_32S_memop(d): return (d & 0xffe0fc1f) == 0x7860601f
def is_LDUMINLH_32_memop(d): return (d & 0xffe0fc00) == 0x78607000 and (d & 0x00001f) != 0x00001f
def is_STUMINLH_32S_memop(d): return (d & 0xffe0fc1f) == 0x7860701f
def is_SWPLH_32_memop(d): return (d & 0xffe0fc00) == 0x78608000
def is_LDADDAH_32_memop(d): return (d & 0xffe0fc00) == 0x78a00000
def is_LDCLRAH_32_memop(d): return (d & 0xffe0fc00) == 0x78a01000
def is_LDEORAH_32_memop(d): return (d & 0xffe0fc00) == 0x78a02000
def is_LDSETAH_32_memop(d): return (d & 0xffe0fc00) == 0x78a03000
def is_LDSMAXAH_32_memop(d): return (d & 0xffe0fc00) == 0x78a04000
def is_LDSMINAH_32_memop(d): return (d & 0xffe0fc00) == 0x78a05000
def is_LDUMAXAH_32_memop(d): return (d & 0xffe0fc00) == 0x78a06000
def is_LDUMINAH_32_memop(d): return (d & 0xffe0fc00) == 0x78a07000
def is_SWPAH_32_memop(d): return (d & 0xffe0fc00) == 0x78a08000
def is_LDAPRH_32L_memop(d): return (d & 0xffe0fc00) == 0x78a0c000
def is_LDADDALH_32_memop(d): return (d & 0xffe0fc00) == 0x78e00000
def is_LDCLRALH_32_memop(d): return (d & 0xffe0fc00) == 0x78e01000
def is_LDEORALH_32_memop(d): return (d & 0xffe0fc00) == 0x78e02000
def is_LDSETALH_32_memop(d): return (d & 0xffe0fc00) == 0x78e03000
def is_LDSMAXALH_32_memop(d): return (d & 0xffe0fc00) == 0x78e04000
def is_LDSMINALH_32_memop(d): return (d & 0xffe0fc00) == 0x78e05000
def is_LDUMAXALH_32_memop(d): return (d & 0xffe0fc00) == 0x78e06000
def is_LDUMINALH_32_memop(d): return (d & 0xffe0fc00) == 0x78e07000
def is_SWPALH_32_memop(d): return (d & 0xffe0fc00) == 0x78e08000
def is_LDADD_32_memop(d): return (d & 0xffe0fc00) == 0xb8200000 and (d & 0x00001f) != 0x00001f
def is_STADD_32S_memop(d): return (d & 0xffe0fc1f) == 0xb820001f
def is_LDCLR_32_memop(d): return (d & 0xffe0fc00) == 0xb8201000 and (d & 0x00001f) != 0x00001f
def is_STCLR_32S_memop(d): return (d & 0xffe0fc1f) == 0xb820101f
def is_LDEOR_32_memop(d): return (d & 0xffe0fc00) == 0xb8202000 and (d & 0x00001f) != 0x00001f
def is_STEOR_32S_memop(d): return (d & 0xffe0fc1f) == 0xb820201f
def is_LDSET_32_memop(d): return (d & 0xffe0fc00) == 0xb8203000 and (d & 0x00001f) != 0x00001f
def is_STSET_32S_memop(d): return (d & 0xffe0fc1f) == 0xb820301f
def is_LDSMAX_32_memop(d): return (d & 0xffe0fc00) == 0xb8204000 and (d & 0x00001f) != 0x00001f
def is_STSMAX_32S_memop(d): return (d & 0xffe0fc1f) == 0xb820401f
def is_LDSMIN_32_memop(d): return (d & 0xffe0fc00) == 0xb8205000 and (d & 0x00001f) != 0x00001f
def is_STSMIN_32S_memop(d): return (d & 0xffe0fc1f) == 0xb820501f
def is_LDUMAX_32_memop(d): return (d & 0xffe0fc00) == 0xb8206000 and (d & 0x00001f) != 0x00001f
def is_STUMAX_32S_memop(d): return (d & 0xffe0fc1f) == 0xb820601f
def is_LDUMIN_32_memop(d): return (d & 0xffe0fc00) == 0xb8207000 and (d & 0x00001f) != 0x00001f
def is_STUMIN_32S_memop(d): return (d & 0xffe0fc1f) == 0xb820701f
def is_SWP_32_memop(d): return (d & 0xffe0fc00) == 0xb8208000
def is_LDADDL_32_memop(d): return (d & 0xffe0fc00) == 0xb8600000 and (d & 0x00001f) != 0x00001f
def is_STADDL_32S_memop(d): return (d & 0xffe0fc1f) == 0xb860001f
def is_LDCLRL_32_memop(d): return (d & 0xffe0fc00) == 0xb8601000 and (d & 0x00001f) != 0x00001f
def is_STCLRL_32S_memop(d): return (d & 0xffe0fc1f) == 0xb860101f
def is_LDEORL_32_memop(d): return (d & 0xffe0fc00) == 0xb8602000 and (d & 0x00001f) != 0x00001f
def is_STEORL_32S_memop(d): return (d & 0xffe0fc1f) == 0xb860201f
def is_LDSETL_32_memop(d): return (d & 0xffe0fc00) == 0xb8603000 and (d & 0x00001f) != 0x00001f
def is_STSETL_32S_memop(d): return (d & 0xffe0fc1f) == 0xb860301f
def is_LDSMAXL_32_memop(d): return (d & 0xffe0fc00) == 0xb8604000 and (d & 0x00001f) != 0x00001f
def is_STSMAXL_32S_memop(d): return (d & 0xffe0fc1f) == 0xb860401f
def is_LDSMINL_32_memop(d): return (d & 0xffe0fc00) == 0xb8605000 and (d & 0x00001f) != 0x00001f
def is_STSMINL_32S_memop(d): return (d & 0xffe0fc1f) == 0xb860501f
def is_LDUMAXL_32_memop(d): return (d & 0xffe0fc00) == 0xb8606000 and (d & 0x00001f) != 0x00001f
def is_STUMAXL_32S_memop(d): return (d & 0xffe0fc1f) == 0xb860601f
def is_LDUMINL_32_memop(d): return (d & 0xffe0fc00) == 0xb8607000 and (d & 0x00001f) != 0x00001f
def is_STUMINL_32S_memop(d): return (d & 0xffe0fc1f) == 0xb860701f
def is_SWPL_32_memop(d): return (d & 0xffe0fc00) == 0xb8608000
def is_LDADDA_32_memop(d): return (d & 0xffe0fc00) == 0xb8a00000
def is_LDCLRA_32_memop(d): return (d & 0xffe0fc00) == 0xb8a01000
def is_LDEORA_32_memop(d): return (d & 0xffe0fc00) == 0xb8a02000
def is_LDSETA_32_memop(d): return (d & 0xffe0fc00) == 0xb8a03000
def is_LDSMAXA_32_memop(d): return (d & 0xffe0fc00) == 0xb8a04000
def is_LDSMINA_32_memop(d): return (d & 0xffe0fc00) == 0xb8a05000
def is_LDUMAXA_32_memop(d): return (d & 0xffe0fc00) == 0xb8a06000
def is_LDUMINA_32_memop(d): return (d & 0xffe0fc00) == 0xb8a07000
def is_SWPA_32_memop(d): return (d & 0xffe0fc00) == 0xb8a08000
def is_LDAPR_32L_memop(d): return (d & 0xffe0fc00) == 0xb8a0c000
def is_LDADDAL_32_memop(d): return (d & 0xffe0fc00) == 0xb8e00000
def is_LDCLRAL_32_memop(d): return (d & 0xffe0fc00) == 0xb8e01000
def is_LDEORAL_32_memop(d): return (d & 0xffe0fc00) == 0xb8e02000
def is_LDSETAL_32_memop(d): return (d & 0xffe0fc00) == 0xb8e03000
def is_LDSMAXAL_32_memop(d): return (d & 0xffe0fc00) == 0xb8e04000
def is_LDSMINAL_32_memop(d): return (d & 0xffe0fc00) == 0xb8e05000
def is_LDUMAXAL_32_memop(d): return (d & 0xffe0fc00) == 0xb8e06000
def is_LDUMINAL_32_memop(d): return (d & 0xffe0fc00) == 0xb8e07000
def is_SWPAL_32_memop(d): return (d & 0xffe0fc00) == 0xb8e08000
def is_LDADD_64_memop(d): return (d & 0xffe0fc00) == 0xf8200000 and (d & 0x00001f) != 0x00001f
def is_STADD_64S_memop(d): return (d & 0xffe0fc1f) == 0xf820001f
def is_LDCLR_64_memop(d): return (d & 0xffe0fc00) == 0xf8201000 and (d & 0x00001f) != 0x00001f
def is_STCLR_64S_memop(d): return (d & 0xffe0fc1f) == 0xf820101f
def is_LDEOR_64_memop(d): return (d & 0xffe0fc00) == 0xf8202000 and (d & 0x00001f) != 0x00001f
def is_STEOR_64S_memop(d): return (d & 0xffe0fc1f) == 0xf820201f
def is_LDSET_64_memop(d): return (d & 0xffe0fc00) == 0xf8203000 and (d & 0x00001f) != 0x00001f
def is_STSET_64S_memop(d): return (d & 0xffe0fc1f) == 0xf820301f
def is_LDSMAX_64_memop(d): return (d & 0xffe0fc00) == 0xf8204000 and (d & 0x00001f) != 0x00001f
def is_STSMAX_64S_memop(d): return (d & 0xffe0fc1f) == 0xf820401f
def is_LDSMIN_64_memop(d): return (d & 0xffe0fc00) == 0xf8205000 and (d & 0x00001f) != 0x00001f
def is_STSMIN_64S_memop(d): return (d & 0xffe0fc1f) == 0xf820501f
def is_LDUMAX_64_memop(d): return (d & 0xffe0fc00) == 0xf8206000 and (d & 0x00001f) != 0x00001f
def is_STUMAX_64S_memop(d): return (d & 0xffe0fc1f) == 0xf820601f
def is_LDUMIN_64_memop(d): return (d & 0xffe0fc00) == 0xf8207000 and (d & 0x00001f) != 0x00001f
def is_STUMIN_64S_memop(d): return (d & 0xffe0fc1f) == 0xf820701f
def is_SWP_64_memop(d): return (d & 0xffe0fc00) == 0xf8208000
def is_LDADDL_64_memop(d): return (d & 0xffe0fc00) == 0xf8600000 and (d & 0x00001f) != 0x00001f
def is_STADDL_64S_memop(d): return (d & 0xffe0fc1f) == 0xf860001f
def is_LDCLRL_64_memop(d): return (d & 0xffe0fc00) == 0xf8601000 and (d & 0x00001f) != 0x00001f
def is_STCLRL_64S_memop(d): return (d & 0xffe0fc1f) == 0xf860101f
def is_LDEORL_64_memop(d): return (d & 0xffe0fc00) == 0xf8602000 and (d & 0x00001f) != 0x00001f
def is_STEORL_64S_memop(d): return (d & 0xffe0fc1f) == 0xf860201f
def is_LDSETL_64_memop(d): return (d & 0xffe0fc00) == 0xf8603000 and (d & 0x00001f) != 0x00001f
def is_STSETL_64S_memop(d): return (d & 0xffe0fc1f) == 0xf860301f
def is_LDSMAXL_64_memop(d): return (d & 0xffe0fc00) == 0xf8604000 and (d & 0x00001f) != 0x00001f
def is_STSMAXL_64S_memop(d): return (d & 0xffe0fc1f) == 0xf860401f
def is_LDSMINL_64_memop(d): return (d & 0xffe0fc00) == 0xf8605000 and (d & 0x00001f) != 0x00001f
def is_STSMINL_64S_memop(d): return (d & 0xffe0fc1f) == 0xf860501f
def is_LDUMAXL_64_memop(d): return (d & 0xffe0fc00) == 0xf8606000 and (d & 0x00001f) != 0x00001f
def is_STUMAXL_64S_memop(d): return (d & 0xffe0fc1f) == 0xf860601f
def is_LDUMINL_64_memop(d): return (d & 0xffe0fc00) == 0xf8607000 and (d & 0x00001f) != 0x00001f
def is_STUMINL_64S_memop(d): return (d & 0xffe0fc1f) == 0xf860701f
def is_SWPL_64_memop(d): return (d & 0xffe0fc00) == 0xf8608000
def is_LDADDA_64_memop(d): return (d & 0xffe0fc00) == 0xf8a00000
def is_LDCLRA_64_memop(d): return (d & 0xffe0fc00) == 0xf8a01000
def is_LDEORA_64_memop(d): return (d & 0xffe0fc00) == 0xf8a02000
def is_LDSETA_64_memop(d): return (d & 0xffe0fc00) == 0xf8a03000
def is_LDSMAXA_64_memop(d): return (d & 0xffe0fc00) == 0xf8a04000
def is_LDSMINA_64_memop(d): return (d & 0xffe0fc00) == 0xf8a05000
def is_LDUMAXA_64_memop(d): return (d & 0xffe0fc00) == 0xf8a06000
def is_LDUMINA_64_memop(d): return (d & 0xffe0fc00) == 0xf8a07000
def is_SWPA_64_memop(d): return (d & 0xffe0fc00) == 0xf8a08000
def is_LDAPR_64L_memop(d): return (d & 0xffe0fc00) == 0xf8a0c000
def is_LDADDAL_64_memop(d): return (d & 0xffe0fc00) == 0xf8e00000
def is_LDCLRAL_64_memop(d): return (d & 0xffe0fc00) == 0xf8e01000
def is_LDEORAL_64_memop(d): return (d & 0xffe0fc00) == 0xf8e02000
def is_LDSETAL_64_memop(d): return (d & 0xffe0fc00) == 0xf8e03000
def is_LDSMAXAL_64_memop(d): return (d & 0xffe0fc00) == 0xf8e04000
def is_LDSMINAL_64_memop(d): return (d & 0xffe0fc00) == 0xf8e05000
def is_LDUMAXAL_64_memop(d): return (d & 0xffe0fc00) == 0xf8e06000
def is_LDUMINAL_64_memop(d): return (d & 0xffe0fc00) == 0xf8e07000
def is_SWPAL_64_memop(d): return (d & 0xffe0fc00) == 0xf8e08000
def is_LDR_32_loadlit(d): return (d & 0xff000000) == 0x18000000
def is_LDR_S_loadlit(d): return (d & 0xff000000) == 0x1c000000
def is_LDR_64_loadlit(d): return (d & 0xff000000) == 0x58000000
def is_LDR_D_loadlit(d): return (d & 0xff000000) == 0x5c000000
def is_LDRSW_64_loadlit(d): return (d & 0xff000000) == 0x98000000
def is_LDR_Q_loadlit(d): return (d & 0xff000000) == 0x9c000000
def is_PRFM_P_loadlit(d): return (d & 0xff000000) == 0xd8000000
def is_STXRB_SR32_ldstexcl(d): return (d & 0xffe08000) == 0x08000000
def is_STLXRB_SR32_ldstexcl(d): return (d & 0xffe08000) == 0x08008000
def is_CASP_CP32_ldstexcl(d): return (d & 0xffe0fc00) == 0x08207c00
def is_CASPL_CP32_ldstexcl(d): return (d & 0xffe0fc00) == 0x0820fc00
def is_LDXRB_LR32_ldstexcl(d): return (d & 0xffe08000) == 0x08400000
def is_LDAXRB_LR32_ldstexcl(d): return (d & 0xffe08000) == 0x08408000
def is_CASPA_CP32_ldstexcl(d): return (d & 0xffe0fc00) == 0x08607c00
def is_CASPAL_CP32_ldstexcl(d): return (d & 0xffe0fc00) == 0x0860fc00
def is_STLLRB_SL32_ldstexcl(d): return (d & 0xffe08000) == 0x08800000
def is_STLRB_SL32_ldstexcl(d): return (d & 0xffe08000) == 0x08808000
def is_CASB_C32_ldstexcl(d): return (d & 0xffe0fc00) == 0x08a07c00
def is_CASLB_C32_ldstexcl(d): return (d & 0xffe0fc00) == 0x08a0fc00
def is_LDLARB_LR32_ldstexcl(d): return (d & 0xffe08000) == 0x08c00000
def is_LDARB_LR32_ldstexcl(d): return (d & 0xffe08000) == 0x08c08000
def is_CASAB_C32_ldstexcl(d): return (d & 0xffe0fc00) == 0x08e07c00
def is_CASALB_C32_ldstexcl(d): return (d & 0xffe0fc00) == 0x08e0fc00
def is_STXRH_SR32_ldstexcl(d): return (d & 0xffe08000) == 0x48000000
def is_STLXRH_SR32_ldstexcl(d): return (d & 0xffe08000) == 0x48008000
def is_CASP_CP64_ldstexcl(d): return (d & 0xffe0fc00) == 0x48207c00
def is_CASPL_CP64_ldstexcl(d): return (d & 0xffe0fc00) == 0x4820fc00
def is_LDXRH_LR32_ldstexcl(d): return (d & 0xffe08000) == 0x48400000
def is_LDAXRH_LR32_ldstexcl(d): return (d & 0xffe08000) == 0x48408000
def is_CASPA_CP64_ldstexcl(d): return (d & 0xffe0fc00) == 0x48607c00
def is_CASPAL_CP64_ldstexcl(d): return (d & 0xffe0fc00) == 0x4860fc00
def is_STLLRH_SL32_ldstexcl(d): return (d & 0xffe08000) == 0x48800000
def is_STLRH_SL32_ldstexcl(d): return (d & 0xffe08000) == 0x48808000
def is_CASH_C32_ldstexcl(d): return (d & 0xffe0fc00) == 0x48a07c00
def is_CASLH_C32_ldstexcl(d): return (d & 0xffe0fc00) == 0x48a0fc00
def is_LDLARH_LR32_ldstexcl(d): return (d & 0xffe08000) == 0x48c00000
def is_LDARH_LR32_ldstexcl(d): return (d & 0xffe08000) == 0x48c08000
def is_CASAH_C32_ldstexcl(d): return (d & 0xffe0fc00) == 0x48e07c00
def is_CASALH_C32_ldstexcl(d): return (d & 0xffe0fc00) == 0x48e0fc00
def is_STXR_SR32_ldstexcl(d): return (d & 0xffe08000) == 0x88000000
def is_STLXR_SR32_ldstexcl(d): return (d & 0xffe08000) == 0x88008000
def is_STXP_SP32_ldstexcl(d): return (d & 0xffe08000) == 0x88200000
def is_STLXP_SP32_ldstexcl(d): return (d & 0xffe08000) == 0x88208000
def is_LDXR_LR32_ldstexcl(d): return (d & 0xffe08000) == 0x88400000
def is_LDAXR_LR32_ldstexcl(d): return (d & 0xffe08000) == 0x88408000
def is_LDXP_LP32_ldstexcl(d): return (d & 0xffe08000) == 0x88600000
def is_LDAXP_LP32_ldstexcl(d): return (d & 0xffe08000) == 0x88608000
def is_STLLR_SL32_ldstexcl(d): return (d & 0xffe08000) == 0x88800000
def is_STLR_SL32_ldstexcl(d): return (d & 0xffe08000) == 0x88808000
def is_CAS_C32_ldstexcl(d): return (d & 0xffe0fc00) == 0x88a07c00
def is_CASL_C32_ldstexcl(d): return (d & 0xffe0fc00) == 0x88a0fc00
def is_LDLAR_LR32_ldstexcl(d): return (d & 0xffe08000) == 0x88c00000
def is_LDAR_LR32_ldstexcl(d): return (d & 0xffe08000) == 0x88c08000
def is_CASA_C32_ldstexcl(d): return (d & 0xffe0fc00) == 0x88e07c00
def is_CASAL_C32_ldstexcl(d): return (d & 0xffe0fc00) == 0x88e0fc00
def is_STXR_SR64_ldstexcl(d): return (d & 0xffe08000) == 0xc8000000
def is_STLXR_SR64_ldstexcl(d): return (d & 0xffe08000) == 0xc8008000
def is_STXP_SP64_ldstexcl(d): return (d & 0xffe08000) == 0xc8200000
def is_STLXP_SP64_ldstexcl(d): return (d & 0xffe08000) == 0xc8208000
def is_LDXR_LR64_ldstexcl(d): return (d & 0xffe08000) == 0xc8400000
def is_LDAXR_LR64_ldstexcl(d): return (d & 0xffe08000) == 0xc8408000
def is_LDXP_LP64_ldstexcl(d): return (d & 0xffe08000) == 0xc8600000
def is_LDAXP_LP64_ldstexcl(d): return (d & 0xffe08000) == 0xc8608000
def is_STLLR_SL64_ldstexcl(d): return (d & 0xffe08000) == 0xc8800000
def is_STLR_SL64_ldstexcl(d): return (d & 0xffe08000) == 0xc8808000
def is_CAS_C64_ldstexcl(d): return (d & 0xffe0fc00) == 0xc8a07c00
def is_CASL_C64_ldstexcl(d): return (d & 0xffe0fc00) == 0xc8a0fc00
def is_LDLAR_LR64_ldstexcl(d): return (d & 0xffe08000) == 0xc8c00000
def is_LDAR_LR64_ldstexcl(d): return (d & 0xffe08000) == 0xc8c08000
def is_CASA_C64_ldstexcl(d): return (d & 0xffe0fc00) == 0xc8e07c00
def is_CASAL_C64_ldstexcl(d): return (d & 0xffe0fc00) == 0xc8e0fc00
def is_STNP_32_ldstnapair_offs(d): return (d & 0xffc00000) == 0x28000000
def is_LDNP_32_ldstnapair_offs(d): return (d & 0xffc00000) == 0x28400000
def is_STNP_S_ldstnapair_offs(d): return (d & 0xffc00000) == 0x2c000000
def is_LDNP_S_ldstnapair_offs(d): return (d & 0xffc00000) == 0x2c400000
def is_STNP_D_ldstnapair_offs(d): return (d & 0xffc00000) == 0x6c000000
def is_LDNP_D_ldstnapair_offs(d): return (d & 0xffc00000) == 0x6c400000
def is_STNP_64_ldstnapair_offs(d): return (d & 0xffc00000) == 0xa8000000
def is_LDNP_64_ldstnapair_offs(d): return (d & 0xffc00000) == 0xa8400000
def is_STNP_Q_ldstnapair_offs(d): return (d & 0xffc00000) == 0xac000000
def is_LDNP_Q_ldstnapair_offs(d): return (d & 0xffc00000) == 0xac400000
def is_STRB_32_ldst_immpost(d): return (d & 0xffe00c00) == 0x38000400
def is_LDRB_32_ldst_immpost(d): return (d & 0xffe00c00) == 0x38400400
def is_LDRSB_64_ldst_immpost(d): return (d & 0xffe00c00) == 0x38800400
def is_LDRSB_32_ldst_immpost(d): return (d & 0xffe00c00) == 0x38c00400
def is_STR_B_ldst_immpost(d): return (d & 0xffe00c00) == 0x3c000400
def is_LDR_B_ldst_immpost(d): return (d & 0xffe00c00) == 0x3c400400
def is_STR_Q_ldst_immpost(d): return (d & 0xffe00c00) == 0x3c800400
def is_LDR_Q_ldst_immpost(d): return (d & 0xffe00c00) == 0x3cc00400
def is_STRH_32_ldst_immpost(d): return (d & 0xffe00c00) == 0x78000400
def is_LDRH_32_ldst_immpost(d): return (d & 0xffe00c00) == 0x78400400
def is_LDRSH_64_ldst_immpost(d): return (d & 0xffe00c00) == 0x78800400
def is_LDRSH_32_ldst_immpost(d): return (d & 0xffe00c00) == 0x78c00400
def is_STR_H_ldst_immpost(d): return (d & 0xffe00c00) == 0x7c000400
def is_LDR_H_ldst_immpost(d): return (d & 0xffe00c00) == 0x7c400400
def is_STR_32_ldst_immpost(d): return (d & 0xffe00c00) == 0xb8000400
def is_LDR_32_ldst_immpost(d): return (d & 0xffe00c00) == 0xb8400400
def is_LDRSW_64_ldst_immpost(d): return (d & 0xffe00c00) == 0xb8800400
def is_STR_S_ldst_immpost(d): return (d & 0xffe00c00) == 0xbc000400
def is_LDR_S_ldst_immpost(d): return (d & 0xffe00c00) == 0xbc400400
def is_STR_64_ldst_immpost(d): return (d & 0xffe00c00) == 0xf8000400
def is_LDR_64_ldst_immpost(d): return (d & 0xffe00c00) == 0xf8400400
def is_STR_D_ldst_immpost(d): return (d & 0xffe00c00) == 0xfc000400
def is_LDR_D_ldst_immpost(d): return (d & 0xffe00c00) == 0xfc400400
def is_STRB_32_ldst_immpre(d): return (d & 0xffe00c00) == 0x38000c00
def is_LDRB_32_ldst_immpre(d): return (d & 0xffe00c00) == 0x38400c00
def is_LDRSB_64_ldst_immpre(d): return (d & 0xffe00c00) == 0x38800c00
def is_LDRSB_32_ldst_immpre(d): return (d & 0xffe00c00) == 0x38c00c00
def is_STR_B_ldst_immpre(d): return (d & 0xffe00c00) == 0x3c000c00
def is_LDR_B_ldst_immpre(d): return (d & 0xffe00c00) == 0x3c400c00
def is_STR_Q_ldst_immpre(d): return (d & 0xffe00c00) == 0x3c800c00
def is_LDR_Q_ldst_immpre(d): return (d & 0xffe00c00) == 0x3cc00c00
def is_STRH_32_ldst_immpre(d): return (d & 0xffe00c00) == 0x78000c00
def is_LDRH_32_ldst_immpre(d): return (d & 0xffe00c00) == 0x78400c00
def is_LDRSH_64_ldst_immpre(d): return (d & 0xffe00c00) == 0x78800c00
def is_LDRSH_32_ldst_immpre(d): return (d & 0xffe00c00) == 0x78c00c00
def is_STR_H_ldst_immpre(d): return (d & 0xffe00c00) == 0x7c000c00
def is_LDR_H_ldst_immpre(d): return (d & 0xffe00c00) == 0x7c400c00
def is_STR_32_ldst_immpre(d): return (d & 0xffe00c00) == 0xb8000c00
def is_LDR_32_ldst_immpre(d): return (d & 0xffe00c00) == 0xb8400c00
def is_LDRSW_64_ldst_immpre(d): return (d & 0xffe00c00) == 0xb8800c00
def is_STR_S_ldst_immpre(d): return (d & 0xffe00c00) == 0xbc000c00
def is_LDR_S_ldst_immpre(d): return (d & 0xffe00c00) == 0xbc400c00
def is_STR_64_ldst_immpre(d): return (d & 0xffe00c00) == 0xf8000c00
def is_LDR_64_ldst_immpre(d): return (d & 0xffe00c00) == 0xf8400c00
def is_STR_D_ldst_immpre(d): return (d & 0xffe00c00) == 0xfc000c00
def is_LDR_D_ldst_immpre(d): return (d & 0xffe00c00) == 0xfc400c00
def is_LDRAA_64_ldst_pac(d): return (d & 0xfba00c00) == 0xf8200400
def is_LDRAA_64W_ldst_pac(d): return (d & 0xfba00c00) == 0xf8200c00
def is_LDRAB_64_ldst_pac(d): return (d & 0xfba00c00) == 0xf8a00400
def is_LDRAB_64W_ldst_pac(d): return (d & 0xfba00c00) == 0xf8a00c00
def is_STRB_32B_ldst_regoff(d): return (d & 0xffe00c00) == 0x38200800 and (d & 0x00e000) != 0x006000
def is_STRB_32BL_ldst_regoff(d): return (d & 0xffe0ec00) == 0x38206800
def is_LDRB_32B_ldst_regoff(d): return (d & 0xffe00c00) == 0x38600800 and (d & 0x00e000) != 0x006000
def is_LDRB_32BL_ldst_regoff(d): return (d & 0xffe0ec00) == 0x38606800
def is_LDRSB_64B_ldst_regoff(d): return (d & 0xffe00c00) == 0x38a00800 and (d & 0x00e000) != 0x006000
def is_LDRSB_64BL_ldst_regoff(d): return (d & 0xffe0ec00) == 0x38a06800
def is_LDRSB_32B_ldst_regoff(d): return (d & 0xffe00c00) == 0x38e00800 and (d & 0x00e000) != 0x006000
def is_LDRSB_32BL_ldst_regoff(d): return (d & 0xffe0ec00) == 0x38e06800
def is_STR_B_ldst_regoff(d): return (d & 0xffe00c00) == 0x3c200800 and (d & 0x00e000) != 0x006000
def is_STR_BL_ldst_regoff(d): return (d & 0xffe0ec00) == 0x3c206800
def is_LDR_B_ldst_regoff(d): return (d & 0xffe00c00) == 0x3c600800 and (d & 0x00e000) != 0x006000
def is_LDR_BL_ldst_regoff(d): return (d & 0xffe0ec00) == 0x3c606800
def is_STR_Q_ldst_regoff(d): return (d & 0xffe00c00) == 0x3ca00800
def is_LDR_Q_ldst_regoff(d): return (d & 0xffe00c00) == 0x3ce00800
def is_STRH_32_ldst_regoff(d): return (d & 0xffe00c00) == 0x78200800
def is_LDRH_32_ldst_regoff(d): return (d & 0xffe00c00) == 0x78600800
def is_LDRSH_64_ldst_regoff(d): return (d & 0xffe00c00) == 0x78a00800
def is_LDRSH_32_ldst_regoff(d): return (d & 0xffe00c00) == 0x78e00800
def is_STR_H_ldst_regoff(d): return (d & 0xffe00c00) == 0x7c200800
def is_LDR_H_ldst_regoff(d): return (d & 0xffe00c00) == 0x7c600800
def is_STR_32_ldst_regoff(d): return (d & 0xffe00c00) == 0xb8200800
def is_LDR_32_ldst_regoff(d): return (d & 0xffe00c00) == 0xb8600800
def is_LDRSW_64_ldst_regoff(d): return (d & 0xffe00c00) == 0xb8a00800
def is_STR_S_ldst_regoff(d): return (d & 0xffe00c00) == 0xbc200800
def is_LDR_S_ldst_regoff(d): return (d & 0xffe00c00) == 0xbc600800
def is_STR_64_ldst_regoff(d): return (d & 0xffe00c00) == 0xf8200800
def is_LDR_64_ldst_regoff(d): return (d & 0xffe00c00) == 0xf8600800
def is_PRFM_P_ldst_regoff(d): return (d & 0xffe00c00) == 0xf8a00800
def is_STR_D_ldst_regoff(d): return (d & 0xffe00c00) == 0xfc200800
def is_LDR_D_ldst_regoff(d): return (d & 0xffe00c00) == 0xfc600800
def is_STTRB_32_ldst_unpriv(d): return (d & 0xffe00c00) == 0x38000800
def is_LDTRB_32_ldst_unpriv(d): return (d & 0xffe00c00) == 0x38400800
def is_LDTRSB_64_ldst_unpriv(d): return (d & 0xffe00c00) == 0x38800800
def is_LDTRSB_32_ldst_unpriv(d): return (d & 0xffe00c00) == 0x38c00800
def is_STTRH_32_ldst_unpriv(d): return (d & 0xffe00c00) == 0x78000800
def is_LDTRH_32_ldst_unpriv(d): return (d & 0xffe00c00) == 0x78400800
def is_LDTRSH_64_ldst_unpriv(d): return (d & 0xffe00c00) == 0x78800800
def is_LDTRSH_32_ldst_unpriv(d): return (d & 0xffe00c00) == 0x78c00800
def is_STTR_32_ldst_unpriv(d): return (d & 0xffe00c00) == 0xb8000800
def is_LDTR_32_ldst_unpriv(d): return (d & 0xffe00c00) == 0xb8400800
def is_LDTRSW_64_ldst_unpriv(d): return (d & 0xffe00c00) == 0xb8800800
def is_STTR_64_ldst_unpriv(d): return (d & 0xffe00c00) == 0xf8000800
def is_LDTR_64_ldst_unpriv(d): return (d & 0xffe00c00) == 0xf8400800
def is_STURB_32_ldst_unscaled(d): return (d & 0xffe00c00) == 0x38000000
def is_LDURB_32_ldst_unscaled(d): return (d & 0xffe00c00) == 0x38400000
def is_LDURSB_64_ldst_unscaled(d): return (d & 0xffe00c00) == 0x38800000
def is_LDURSB_32_ldst_unscaled(d): return (d & 0xffe00c00) == 0x38c00000
def is_STUR_B_ldst_unscaled(d): return (d & 0xffe00c00) == 0x3c000000
def is_LDUR_B_ldst_unscaled(d): return (d & 0xffe00c00) == 0x3c400000
def is_STUR_Q_ldst_unscaled(d): return (d & 0xffe00c00) == 0x3c800000
def is_LDUR_Q_ldst_unscaled(d): return (d & 0xffe00c00) == 0x3cc00000
def is_STURH_32_ldst_unscaled(d): return (d & 0xffe00c00) == 0x78000000
def is_LDURH_32_ldst_unscaled(d): return (d & 0xffe00c00) == 0x78400000
def is_LDURSH_64_ldst_unscaled(d): return (d & 0xffe00c00) == 0x78800000
def is_LDURSH_32_ldst_unscaled(d): return (d & 0xffe00c00) == 0x78c00000
def is_STUR_H_ldst_unscaled(d): return (d & 0xffe00c00) == 0x7c000000
def is_LDUR_H_ldst_unscaled(d): return (d & 0xffe00c00) == 0x7c400000
def is_STUR_32_ldst_unscaled(d): return (d & 0xffe00c00) == 0xb8000000
def is_LDUR_32_ldst_unscaled(d): return (d & 0xffe00c00) == 0xb8400000
def is_LDURSW_64_ldst_unscaled(d): return (d & 0xffe00c00) == 0xb8800000
def is_STUR_S_ldst_unscaled(d): return (d & 0xffe00c00) == 0xbc000000
def is_LDUR_S_ldst_unscaled(d): return (d & 0xffe00c00) == 0xbc400000
def is_STUR_64_ldst_unscaled(d): return (d & 0xffe00c00) == 0xf8000000
def is_LDUR_64_ldst_unscaled(d): return (d & 0xffe00c00) == 0xf8400000
def is_PRFUM_P_ldst_unscaled(d): return (d & 0xffe00c00) == 0xf8800000
def is_STUR_D_ldst_unscaled(d): return (d & 0xffe00c00) == 0xfc000000
def is_LDUR_D_ldst_unscaled(d): return (d & 0xffe00c00) == 0xfc400000
def is_STRB_32_ldst_pos(d): return (d & 0xffc00000) == 0x39000000
def is_LDRB_32_ldst_pos(d): return (d & 0xffc00000) == 0x39400000
def is_LDRSB_64_ldst_pos(d): return (d & 0xffc00000) == 0x39800000
def is_LDRSB_32_ldst_pos(d): return (d & 0xffc00000) == 0x39c00000
def is_STR_B_ldst_pos(d): return (d & 0xffc00000) == 0x3d000000
def is_LDR_B_ldst_pos(d): return (d & 0xffc00000) == 0x3d400000
def is_STR_Q_ldst_pos(d): return (d & 0xffc00000) == 0x3d800000
def is_LDR_Q_ldst_pos(d): return (d & 0xffc00000) == 0x3dc00000
def is_STRH_32_ldst_pos(d): return (d & 0xffc00000) == 0x79000000
def is_LDRH_32_ldst_pos(d): return (d & 0xffc00000) == 0x79400000
def is_LDRSH_64_ldst_pos(d): return (d & 0xffc00000) == 0x79800000
def is_LDRSH_32_ldst_pos(d): return (d & 0xffc00000) == 0x79c00000
def is_STR_H_ldst_pos(d): return (d & 0xffc00000) == 0x7d000000
def is_LDR_H_ldst_pos(d): return (d & 0xffc00000) == 0x7d400000
def is_STR_32_ldst_pos(d): return (d & 0xffc00000) == 0xb9000000
def is_LDR_32_ldst_pos(d): return (d & 0xffc00000) == 0xb9400000
def is_LDRSW_64_ldst_pos(d): return (d & 0xffc00000) == 0xb9800000
def is_STR_S_ldst_pos(d): return (d & 0xffc00000) == 0xbd000000
def is_LDR_S_ldst_pos(d): return (d & 0xffc00000) == 0xbd400000
def is_STR_64_ldst_pos(d): return (d & 0xffc00000) == 0xf9000000
def is_LDR_64_ldst_pos(d): return (d & 0xffc00000) == 0xf9400000
def is_PRFM_P_ldst_pos(d): return (d & 0xffc00000) == 0xf9800000
def is_STR_D_ldst_pos(d): return (d & 0xffc00000) == 0xfd000000
def is_LDR_D_ldst_pos(d): return (d & 0xffc00000) == 0xfd400000
def is_STP_32_ldstpair_off(d): return (d & 0xffc00000) == 0x29000000
def is_LDP_32_ldstpair_off(d): return (d & 0xffc00000) == 0x29400000
def is_STP_S_ldstpair_off(d): return (d & 0xffc00000) == 0x2d000000
def is_LDP_S_ldstpair_off(d): return (d & 0xffc00000) == 0x2d400000
def is_LDPSW_64_ldstpair_off(d): return (d & 0xffc00000) == 0x69400000
def is_STP_D_ldstpair_off(d): return (d & 0xffc00000) == 0x6d000000
def is_LDP_D_ldstpair_off(d): return (d & 0xffc00000) == 0x6d400000
def is_STP_64_ldstpair_off(d): return (d & 0xffc00000) == 0xa9000000
def is_LDP_64_ldstpair_off(d): return (d & 0xffc00000) == 0xa9400000
def is_STP_Q_ldstpair_off(d): return (d & 0xffc00000) == 0xad000000
def is_LDP_Q_ldstpair_off(d): return (d & 0xffc00000) == 0xad400000
def is_STP_32_ldstpair_post(d): return (d & 0xffc00000) == 0x28800000
def is_LDP_32_ldstpair_post(d): return (d & 0xffc00000) == 0x28c00000
def is_STP_S_ldstpair_post(d): return (d & 0xffc00000) == 0x2c800000
def is_LDP_S_ldstpair_post(d): return (d & 0xffc00000) == 0x2cc00000
def is_LDPSW_64_ldstpair_post(d): return (d & 0xffc00000) == 0x68c00000
def is_STP_D_ldstpair_post(d): return (d & 0xffc00000) == 0x6c800000
def is_LDP_D_ldstpair_post(d): return (d & 0xffc00000) == 0x6cc00000
def is_STP_64_ldstpair_post(d): return (d & 0xffc00000) == 0xa8800000
def is_LDP_64_ldstpair_post(d): return (d & 0xffc00000) == 0xa8c00000
def is_STP_Q_ldstpair_post(d): return (d & 0xffc00000) == 0xac800000
def is_LDP_Q_ldstpair_post(d): return (d & 0xffc00000) == 0xacc00000
def is_STP_32_ldstpair_pre(d): return (d & 0xffc00000) == 0x29800000
def is_LDP_32_ldstpair_pre(d): return (d & 0xffc00000) == 0x29c00000
def is_STP_S_ldstpair_pre(d): return (d & 0xffc00000) == 0x2d800000
def is_LDP_S_ldstpair_pre(d): return (d & 0xffc00000) == 0x2dc00000
def is_LDPSW_64_ldstpair_pre(d): return (d & 0xffc00000) == 0x69c00000
def is_STP_D_ldstpair_pre(d): return (d & 0xffc00000) == 0x6d800000
def is_LDP_D_ldstpair_pre(d): return (d & 0xffc00000) == 0x6dc00000
def is_STP_64_ldstpair_pre(d): return (d & 0xffc00000) == 0xa9800000
def is_LDP_64_ldstpair_pre(d): return (d & 0xffc00000) == 0xa9c00000
def is_STP_Q_ldstpair_pre(d): return (d & 0xffc00000) == 0xad800000
def is_LDP_Q_ldstpair_pre(d): return (d & 0xffc00000) == 0xadc00000
def is_ADD_32_addsub_imm(d): return (d & 0xff000000) == 0x11000000
def is_ADDS_32S_addsub_imm(d): return (d & 0xff000000) == 0x31000000
def is_SUB_32_addsub_imm(d): return (d & 0xff000000) == 0x51000000
def is_SUBS_32S_addsub_imm(d): return (d & 0xff000000) == 0x71000000
def is_ADD_64_addsub_imm(d): return (d & 0xff000000) == 0x91000000
def is_ADDS_64S_addsub_imm(d): return (d & 0xff000000) == 0xb1000000
def is_SUB_64_addsub_imm(d): return (d & 0xff000000) == 0xd1000000
def is_SUBS_64S_addsub_imm(d): return (d & 0xff000000) == 0xf1000000
def is_SBFM_32M_bitfield(d): return (d & 0xffc00000) == 0x13000000
def is_BFM_32M_bitfield(d): return (d & 0xffc00000) == 0x33000000
def is_UBFM_32M_bitfield(d): return (d & 0xffc00000) == 0x53000000
def is_SBFM_64M_bitfield(d): return (d & 0xffc00000) == 0x93400000
def is_BFM_64M_bitfield(d): return (d & 0xffc00000) == 0xb3400000
def is_UBFM_64M_bitfield(d): return (d & 0xffc00000) == 0xd3400000
def is_EXTR_32_extract(d): return (d & 0xffe08000) == 0x13800000
def is_EXTR_64_extract(d): return (d & 0xffe00000) == 0x93c00000
def is_AND_32_log_imm(d): return (d & 0xffc00000) == 0x12000000
def is_ORR_32_log_imm(d): return (d & 0xffc00000) == 0x32000000
def is_EOR_32_log_imm(d): return (d & 0xffc00000) == 0x52000000
def is_ANDS_32S_log_imm(d): return (d & 0xffc00000) == 0x72000000
def is_AND_64_log_imm(d): return (d & 0xff800000) == 0x92000000
def is_ORR_64_log_imm(d): return (d & 0xff800000) == 0xb2000000
def is_EOR_64_log_imm(d): return (d & 0xff800000) == 0xd2000000
def is_ANDS_64S_log_imm(d): return (d & 0xff800000) == 0xf2000000
def is_MOVN_32_movewide(d): return (d & 0xff800000) == 0x12800000
def is_MOVZ_32_movewide(d): return (d & 0xff800000) == 0x52800000
def is_MOVK_32_movewide(d): return (d & 0xff800000) == 0x72800000
def is_MOVN_64_movewide(d): return (d & 0xff800000) == 0x92800000
def is_MOVZ_64_movewide(d): return (d & 0xff800000) == 0xd2800000
def is_MOVK_64_movewide(d): return (d & 0xff800000) == 0xf2800000
def is_ADR_only_pcreladdr(d): return (d & 0x9f000000) == 0x10000000
def is_ADRP_only_pcreladdr(d): return (d & 0x9f000000) == 0x90000000
def is_ADD_32_addsub_ext(d): return (d & 0xffe00000) == 0x0b200000
def is_ADDS_32S_addsub_ext(d): return (d & 0xffe00000) == 0x2b200000
def is_SUB_32_addsub_ext(d): return (d & 0xffe00000) == 0x4b200000
def is_SUBS_32S_addsub_ext(d): return (d & 0xffe00000) == 0x6b200000
def is_ADD_64_addsub_ext(d): return (d & 0xffe00000) == 0x8b200000
def is_ADDS_64S_addsub_ext(d): return (d & 0xffe00000) == 0xab200000
def is_SUB_64_addsub_ext(d): return (d & 0xffe00000) == 0xcb200000
def is_SUBS_64S_addsub_ext(d): return (d & 0xffe00000) == 0xeb200000
def is_ADD_32_addsub_shift(d): return (d & 0xff200000) == 0x0b000000
def is_ADDS_32_addsub_shift(d): return (d & 0xff200000) == 0x2b000000
def is_SUB_32_addsub_shift(d): return (d & 0xff200000) == 0x4b000000
def is_SUBS_32_addsub_shift(d): return (d & 0xff200000) == 0x6b000000
def is_ADD_64_addsub_shift(d): return (d & 0xff200000) == 0x8b000000
def is_ADDS_64_addsub_shift(d): return (d & 0xff200000) == 0xab000000
def is_SUB_64_addsub_shift(d): return (d & 0xff200000) == 0xcb000000
def is_SUBS_64_addsub_shift(d): return (d & 0xff200000) == 0xeb000000
def is_ADC_32_addsub_carry(d): return (d & 0xffe0fc00) == 0x1a000000
def is_ADCS_32_addsub_carry(d): return (d & 0xffe0fc00) == 0x3a000000
def is_SBC_32_addsub_carry(d): return (d & 0xffe0fc00) == 0x5a000000
def is_SBCS_32_addsub_carry(d): return (d & 0xffe0fc00) == 0x7a000000
def is_ADC_64_addsub_carry(d): return (d & 0xffe0fc00) == 0x9a000000
def is_ADCS_64_addsub_carry(d): return (d & 0xffe0fc00) == 0xba000000
def is_SBC_64_addsub_carry(d): return (d & 0xffe0fc00) == 0xda000000
def is_SBCS_64_addsub_carry(d): return (d & 0xffe0fc00) == 0xfa000000
def is_CCMN_32_condcmp_imm(d): return (d & 0xffe00c10) == 0x3a400800
def is_CCMP_32_condcmp_imm(d): return (d & 0xffe00c10) == 0x7a400800
def is_CCMN_64_condcmp_imm(d): return (d & 0xffe00c10) == 0xba400800
def is_CCMP_64_condcmp_imm(d): return (d & 0xffe00c10) == 0xfa400800
def is_CCMN_32_condcmp_reg(d): return (d & 0xffe00c10) == 0x3a400000
def is_CCMP_32_condcmp_reg(d): return (d & 0xffe00c10) == 0x7a400000
def is_CCMN_64_condcmp_reg(d): return (d & 0xffe00c10) == 0xba400000
def is_CCMP_64_condcmp_reg(d): return (d & 0xffe00c10) == 0xfa400000
def is_CSEL_32_condsel(d): return (d & 0xffe00c00) == 0x1a800000
def is_CSINC_32_condsel(d): return (d & 0xffe00c00) == 0x1a800400
def is_CSINV_32_condsel(d): return (d & 0xffe00c00) == 0x5a800000
def is_CSNEG_32_condsel(d): return (d & 0xffe00c00) == 0x5a800400
def is_CSEL_64_condsel(d): return (d & 0xffe00c00) == 0x9a800000
def is_CSINC_64_condsel(d): return (d & 0xffe00c00) == 0x9a800400
def is_CSINV_64_condsel(d): return (d & 0xffe00c00) == 0xda800000
def is_CSNEG_64_condsel(d): return (d & 0xffe00c00) == 0xda800400
def is_RBIT_32_dp_1src(d): return (d & 0xfffffc00) == 0x5ac00000
def is_REV16_32_dp_1src(d): return (d & 0xfffffc00) == 0x5ac00400
def is_REV_32_dp_1src(d): return (d & 0xfffffc00) == 0x5ac00800
def is_CLZ_32_dp_1src(d): return (d & 0xfffffc00) == 0x5ac01000
def is_CLS_32_dp_1src(d): return (d & 0xfffffc00) == 0x5ac01400
def is_RBIT_64_dp_1src(d): return (d & 0xfffffc00) == 0xdac00000
def is_REV16_64_dp_1src(d): return (d & 0xfffffc00) == 0xdac00400
def is_REV32_64_dp_1src(d): return (d & 0xfffffc00) == 0xdac00800
def is_REV_64_dp_1src(d): return (d & 0xfffffc00) == 0xdac00c00
def is_CLZ_64_dp_1src(d): return (d & 0xfffffc00) == 0xdac01000
def is_CLS_64_dp_1src(d): return (d & 0xfffffc00) == 0xdac01400
def is_PACIA_64P_dp_1src(d): return (d & 0xfffffc00) == 0xdac10000
def is_PACIB_64P_dp_1src(d): return (d & 0xfffffc00) == 0xdac10400
def is_PACDA_64P_dp_1src(d): return (d & 0xfffffc00) == 0xdac10800
def is_PACDB_64P_dp_1src(d): return (d & 0xfffffc00) == 0xdac10c00
def is_AUTIA_64P_dp_1src(d): return (d & 0xfffffc00) == 0xdac11000
def is_AUTIB_64P_dp_1src(d): return (d & 0xfffffc00) == 0xdac11400
def is_AUTDA_64P_dp_1src(d): return (d & 0xfffffc00) == 0xdac11800
def is_AUTDB_64P_dp_1src(d): return (d & 0xfffffc00) == 0xdac11c00
def is_PACIZA_64Z_dp_1src(d): return (d & 0xffffffe0) == 0xdac123e0
def is_PACIZB_64Z_dp_1src(d): return (d & 0xffffffe0) == 0xdac127e0
def is_PACDZA_64Z_dp_1src(d): return (d & 0xffffffe0) == 0xdac12be0
def is_PACDZB_64Z_dp_1src(d): return (d & 0xffffffe0) == 0xdac12fe0
def is_AUTIZA_64Z_dp_1src(d): return (d & 0xffffffe0) == 0xdac133e0
def is_AUTIZB_64Z_dp_1src(d): return (d & 0xffffffe0) == 0xdac137e0
def is_AUTDZA_64Z_dp_1src(d): return (d & 0xffffffe0) == 0xdac13be0
def is_AUTDZB_64Z_dp_1src(d): return (d & 0xffffffe0) == 0xdac13fe0
def is_XPACI_64Z_dp_1src(d): return (d & 0xffffffe0) == 0xdac143e0
def is_XPACD_64Z_dp_1src(d): return (d & 0xffffffe0) == 0xdac147e0
def is_UDIV_32_dp_2src(d): return (d & 0xffe0fc00) == 0x1ac00800
def is_SDIV_32_dp_2src(d): return (d & 0xffe0fc00) == 0x1ac00c00
def is_LSLV_32_dp_2src(d): return (d & 0xffe0fc00) == 0x1ac02000
def is_LSRV_32_dp_2src(d): return (d & 0xffe0fc00) == 0x1ac02400
def is_ASRV_32_dp_2src(d): return (d & 0xffe0fc00) == 0x1ac02800
def is_RORV_32_dp_2src(d): return (d & 0xffe0fc00) == 0x1ac02c00
def is_CRC32B_32C_dp_2src(d): return (d & 0xffe0fc00) == 0x1ac04000
def is_CRC32H_32C_dp_2src(d): return (d & 0xffe0fc00) == 0x1ac04400
def is_CRC32W_32C_dp_2src(d): return (d & 0xffe0fc00) == 0x1ac04800
def is_CRC32CB_32C_dp_2src(d): return (d & 0xffe0fc00) == 0x1ac05000
def is_CRC32CH_32C_dp_2src(d): return (d & 0xffe0fc00) == 0x1ac05400
def is_CRC32CW_32C_dp_2src(d): return (d & 0xffe0fc00) == 0x1ac05800
def is_UDIV_64_dp_2src(d): return (d & 0xffe0fc00) == 0x9ac00800
def is_SDIV_64_dp_2src(d): return (d & 0xffe0fc00) == 0x9ac00c00
def is_LSLV_64_dp_2src(d): return (d & 0xffe0fc00) == 0x9ac02000
def is_LSRV_64_dp_2src(d): return (d & 0xffe0fc00) == 0x9ac02400
def is_ASRV_64_dp_2src(d): return (d & 0xffe0fc00) == 0x9ac02800
def is_RORV_64_dp_2src(d): return (d & 0xffe0fc00) == 0x9ac02c00
def is_PACGA_64P_dp_2src(d): return (d & 0xffe0fc00) == 0x9ac03000
def is_CRC32X_64C_dp_2src(d): return (d & 0xffe0fc00) == 0x9ac04c00
def is_CRC32CX_64C_dp_2src(d): return (d & 0xffe0fc00) == 0x9ac05c00
def is_MADD_32A_dp_3src(d): return (d & 0xffe08000) == 0x1b000000
def is_MSUB_32A_dp_3src(d): return (d & 0xffe08000) == 0x1b008000
def is_MADD_64A_dp_3src(d): return (d & 0xffe08000) == 0x9b000000
def is_MSUB_64A_dp_3src(d): return (d & 0xffe08000) == 0x9b008000
def is_SMADDL_64WA_dp_3src(d): return (d & 0xffe08000) == 0x9b200000
def is_SMSUBL_64WA_dp_3src(d): return (d & 0xffe08000) == 0x9b208000
def is_SMULH_64_dp_3src(d): return (d & 0xffe08000) == 0x9b400000
def is_UMADDL_64WA_dp_3src(d): return (d & 0xffe08000) == 0x9ba00000
def is_UMSUBL_64WA_dp_3src(d): return (d & 0xffe08000) == 0x9ba08000
def is_UMULH_64_dp_3src(d): return (d & 0xffe08000) == 0x9bc00000
def is_AND_32_log_shift(d): return (d & 0xff200000) == 0x0a000000
def is_BIC_32_log_shift(d): return (d & 0xff200000) == 0x0a200000
def is_ORR_32_log_shift(d): return (d & 0xff200000) == 0x2a000000
def is_ORN_32_log_shift(d): return (d & 0xff200000) == 0x2a200000
def is_EOR_32_log_shift(d): return (d & 0xff200000) == 0x4a000000
def is_EON_32_log_shift(d): return (d & 0xff200000) == 0x4a200000
def is_ANDS_32_log_shift(d): return (d & 0xff200000) == 0x6a000000
def is_BICS_32_log_shift(d): return (d & 0xff200000) == 0x6a200000
def is_AND_64_log_shift(d): return (d & 0xff200000) == 0x8a000000
def is_BIC_64_log_shift(d): return (d & 0xff200000) == 0x8a200000
def is_ORR_64_log_shift(d): return (d & 0xff200000) == 0xaa000000
def is_ORN_64_log_shift(d): return (d & 0xff200000) == 0xaa200000
def is_EOR_64_log_shift(d): return (d & 0xff200000) == 0xca000000
def is_EON_64_log_shift(d): return (d & 0xff200000) == 0xca200000
def is_ANDS_64_log_shift(d): return (d & 0xff200000) == 0xea000000
def is_BICS_64_log_shift(d): return (d & 0xff200000) == 0xea200000
def is_SADDLV_asimdall_only(d): return (d & 0xbf3ffc00) == 0x0e303800
def is_SMAXV_asimdall_only(d): return (d & 0xbf3ffc00) == 0x0e30a800
def is_SMINV_asimdall_only(d): return (d & 0xbf3ffc00) == 0x0e31a800
def is_ADDV_asimdall_only(d): return (d & 0xbf3ffc00) == 0x0e31b800
def is_FMAXNMV_asimdall_only_H(d): return (d & 0xbffffc00) == 0x0e30c800
def is_FMAXV_asimdall_only_H(d): return (d & 0xbffffc00) == 0x0e30f800
def is_FMINNMV_asimdall_only_H(d): return (d & 0xbffffc00) == 0x0eb0c800
def is_FMINV_asimdall_only_H(d): return (d & 0xbffffc00) == 0x0eb0f800
def is_UADDLV_asimdall_only(d): return (d & 0xbf3ffc00) == 0x2e303800
def is_UMAXV_asimdall_only(d): return (d & 0xbf3ffc00) == 0x2e30a800
def is_UMINV_asimdall_only(d): return (d & 0xbf3ffc00) == 0x2e31a800
def is_FMAXNMV_asimdall_only_SD(d): return (d & 0xbfbffc00) == 0x2e30c800
def is_FMAXV_asimdall_only_SD(d): return (d & 0xbfbffc00) == 0x2e30f800
def is_FMINNMV_asimdall_only_SD(d): return (d & 0xbfbffc00) == 0x2eb0c800
def is_FMINV_asimdall_only_SD(d): return (d & 0xbfbffc00) == 0x2eb0f800
def is_DUP_asimdins_DV_v(d): return (d & 0xbfe0fc00) == 0x0e000400
def is_DUP_asimdins_DR_r(d): return (d & 0xbfe0fc00) == 0x0e000c00
def is_SMOV_asimdins_W_w(d): return (d & 0xffe0fc00) == 0x0e002c00
def is_UMOV_asimdins_W_w(d): return (d & 0xffe0fc00) == 0x0e003c00
def is_INS_asimdins_IR_r(d): return (d & 0xffe0fc00) == 0x4e001c00
def is_SMOV_asimdins_X_x(d): return (d & 0xffe0fc00) == 0x4e002c00
def is_UMOV_asimdins_X_x(d): return (d & 0xffeffc00) == 0x4e083c00
def is_INS_asimdins_IV_v(d): return (d & 0xffe08400) == 0x6e000400
def is_EXT_asimdext_only(d): return (d & 0xbfe08400) == 0x2e000000
def is_MOVI_asimdimm_L_sl(d): return (d & 0xbff89c00) == 0x0f000400
def is_ORR_asimdimm_L_sl(d): return (d & 0xbff89c00) == 0x0f001400
def is_MOVI_asimdimm_L_hl(d): return (d & 0xbff8dc00) == 0x0f008400
def is_ORR_asimdimm_L_hl(d): return (d & 0xbff8dc00) == 0x0f009400
def is_MOVI_asimdimm_M_sm(d): return (d & 0xbff8ec00) == 0x0f00c400
def is_MOVI_asimdimm_N_b(d): return (d & 0xbff8fc00) == 0x0f00e400
def is_FMOV_asimdimm_S_s(d): return (d & 0xbff8fc00) == 0x0f00f400
def is_FMOV_asimdimm_H_h(d): return (d & 0xbff8fc00) == 0x0f00fc00
def is_MVNI_asimdimm_L_sl(d): return (d & 0xbff89c00) == 0x2f000400
def is_BIC_asimdimm_L_sl(d): return (d & 0xbff89c00) == 0x2f001400
def is_MVNI_asimdimm_L_hl(d): return (d & 0xbff8dc00) == 0x2f008400
def is_BIC_asimdimm_L_hl(d): return (d & 0xbff8dc00) == 0x2f009400
def is_MVNI_asimdimm_M_sm(d): return (d & 0xbff8ec00) == 0x2f00c400
def is_MOVI_asimdimm_D_ds(d): return (d & 0xfff8fc00) == 0x2f00e400
def is_MOVI_asimdimm_D2_d(d): return (d & 0xfff8fc00) == 0x6f00e400
def is_FMOV_asimdimm_D2_d(d): return (d & 0xfff8fc00) == 0x6f00f400
def is_UZP1_asimdperm_only(d): return (d & 0xbf20fc00) == 0x0e001800
def is_TRN1_asimdperm_only(d): return (d & 0xbf20fc00) == 0x0e002800
def is_ZIP1_asimdperm_only(d): return (d & 0xbf20fc00) == 0x0e003800
def is_UZP2_asimdperm_only(d): return (d & 0xbf20fc00) == 0x0e005800
def is_TRN2_asimdperm_only(d): return (d & 0xbf20fc00) == 0x0e006800
def is_ZIP2_asimdperm_only(d): return (d & 0xbf20fc00) == 0x0e007800
def is_DUP_asisdone_only(d): return (d & 0xffe0fc00) == 0x5e000400
def is_ADDP_asisdpair_only(d): return (d & 0xff3ffc00) == 0x5e31b800
def is_FMAXNMP_asisdpair_only_H(d): return (d & 0xfffffc00) == 0x5e30c800
def is_FADDP_asisdpair_only_H(d): return (d & 0xfffffc00) == 0x5e30d800
def is_FMAXP_asisdpair_only_H(d): return (d & 0xfffffc00) == 0x5e30f800
def is_FMINNMP_asisdpair_only_H(d): return (d & 0xfffffc00) == 0x5eb0c800
def is_FMINP_asisdpair_only_H(d): return (d & 0xfffffc00) == 0x5eb0f800
def is_FMAXNMP_asisdpair_only_SD(d): return (d & 0xffbffc00) == 0x7e30c800
def is_FADDP_asisdpair_only_SD(d): return (d & 0xffbffc00) == 0x7e30d800
def is_FMAXP_asisdpair_only_SD(d): return (d & 0xffbffc00) == 0x7e30f800
def is_FMINNMP_asisdpair_only_SD(d): return (d & 0xffbffc00) == 0x7eb0c800
def is_FMINP_asisdpair_only_SD(d): return (d & 0xffbffc00) == 0x7eb0f800
def is_SSHR_asisdshf_R(d): return (d & 0xff80fc00) == 0x5f000400 and (d & 0x780000) != 0x000000
def is_SSRA_asisdshf_R(d): return (d & 0xff80fc00) == 0x5f001400 and (d & 0x780000) != 0x000000
def is_SRSHR_asisdshf_R(d): return (d & 0xff80fc00) == 0x5f002400 and (d & 0x780000) != 0x000000
def is_SRSRA_asisdshf_R(d): return (d & 0xff80fc00) == 0x5f003400 and (d & 0x780000) != 0x000000
def is_SHL_asisdshf_R(d): return (d & 0xff80fc00) == 0x5f005400 and (d & 0x780000) != 0x000000
def is_SQSHL_asisdshf_R(d): return (d & 0xff80fc00) == 0x5f007400 and (d & 0x780000) != 0x000000
def is_SQSHRN_asisdshf_N(d): return (d & 0xff80fc00) == 0x5f009400 and (d & 0x780000) != 0x000000
def is_SQRSHRN_asisdshf_N(d): return (d & 0xff80fc00) == 0x5f009c00 and (d & 0x780000) != 0x000000
def is_SCVTF_asisdshf_C(d): return (d & 0xff80fc00) == 0x5f00e400 and (d & 0x780000) != 0x000000
def is_FCVTZS_asisdshf_C(d): return (d & 0xff80fc00) == 0x5f00fc00 and (d & 0x780000) != 0x000000
def is_USHR_asisdshf_R(d): return (d & 0xff80fc00) == 0x7f000400 and (d & 0x780000) != 0x000000
def is_USRA_asisdshf_R(d): return (d & 0xff80fc00) == 0x7f001400 and (d & 0x780000) != 0x000000
def is_URSHR_asisdshf_R(d): return (d & 0xff80fc00) == 0x7f002400 and (d & 0x780000) != 0x000000
def is_URSRA_asisdshf_R(d): return (d & 0xff80fc00) == 0x7f003400 and (d & 0x780000) != 0x000000
def is_SRI_asisdshf_R(d): return (d & 0xff80fc00) == 0x7f004400 and (d & 0x780000) != 0x000000
def is_SLI_asisdshf_R(d): return (d & 0xff80fc00) == 0x7f005400 and (d & 0x780000) != 0x000000
def is_SQSHLU_asisdshf_R(d): return (d & 0xff80fc00) == 0x7f006400 and (d & 0x780000) != 0x000000
def is_UQSHL_asisdshf_R(d): return (d & 0xff80fc00) == 0x7f007400 and (d & 0x780000) != 0x000000
def is_SQSHRUN_asisdshf_N(d): return (d & 0xff80fc00) == 0x7f008400 and (d & 0x780000) != 0x000000
def is_SQRSHRUN_asisdshf_N(d): return (d & 0xff80fc00) == 0x7f008c00 and (d & 0x780000) != 0x000000
def is_UQSHRN_asisdshf_N(d): return (d & 0xff80fc00) == 0x7f009400 and (d & 0x780000) != 0x000000
def is_UQRSHRN_asisdshf_N(d): return (d & 0xff80fc00) == 0x7f009c00 and (d & 0x780000) != 0x000000
def is_UCVTF_asisdshf_C(d): return (d & 0xff80fc00) == 0x7f00e400 and (d & 0x780000) != 0x000000
def is_FCVTZU_asisdshf_C(d): return (d & 0xff80fc00) == 0x7f00fc00 and (d & 0x780000) != 0x000000
def is_SQDMLAL_asisddiff_only(d): return (d & 0xff20fc00) == 0x5e209000
def is_SQDMLSL_asisddiff_only(d): return (d & 0xff20fc00) == 0x5e20b000
def is_SQDMULL_asisddiff_only(d): return (d & 0xff20fc00) == 0x5e20d000
def is_SQADD_asisdsame_only(d): return (d & 0xff20fc00) == 0x5e200c00
def is_SQSUB_asisdsame_only(d): return (d & 0xff20fc00) == 0x5e202c00
def is_CMGT_asisdsame_only(d): return (d & 0xff20fc00) == 0x5e203400
def is_CMGE_asisdsame_only(d): return (d & 0xff20fc00) == 0x5e203c00
def is_SSHL_asisdsame_only(d): return (d & 0xff20fc00) == 0x5e204400
def is_SQSHL_asisdsame_only(d): return (d & 0xff20fc00) == 0x5e204c00
def is_SRSHL_asisdsame_only(d): return (d & 0xff20fc00) == 0x5e205400
def is_SQRSHL_asisdsame_only(d): return (d & 0xff20fc00) == 0x5e205c00
def is_ADD_asisdsame_only(d): return (d & 0xff20fc00) == 0x5e208400
def is_CMTST_asisdsame_only(d): return (d & 0xff20fc00) == 0x5e208c00
def is_SQDMULH_asisdsame_only(d): return (d & 0xff20fc00) == 0x5e20b400
def is_FMULX_asisdsame_only(d): return (d & 0xffa0fc00) == 0x5e20dc00
def is_FCMEQ_asisdsame_only(d): return (d & 0xffa0fc00) == 0x5e20e400
def is_FRECPS_asisdsame_only(d): return (d & 0xffa0fc00) == 0x5e20fc00
def is_FRSQRTS_asisdsame_only(d): return (d & 0xffa0fc00) == 0x5ea0fc00
def is_UQADD_asisdsame_only(d): return (d & 0xff20fc00) == 0x7e200c00
def is_UQSUB_asisdsame_only(d): return (d & 0xff20fc00) == 0x7e202c00
def is_CMHI_asisdsame_only(d): return (d & 0xff20fc00) == 0x7e203400
def is_CMHS_asisdsame_only(d): return (d & 0xff20fc00) == 0x7e203c00
def is_USHL_asisdsame_only(d): return (d & 0xff20fc00) == 0x7e204400
def is_UQSHL_asisdsame_only(d): return (d & 0xff20fc00) == 0x7e204c00
def is_URSHL_asisdsame_only(d): return (d & 0xff20fc00) == 0x7e205400
def is_UQRSHL_asisdsame_only(d): return (d & 0xff20fc00) == 0x7e205c00
def is_SUB_asisdsame_only(d): return (d & 0xff20fc00) == 0x7e208400
def is_CMEQ_asisdsame_only(d): return (d & 0xff20fc00) == 0x7e208c00
def is_SQRDMULH_asisdsame_only(d): return (d & 0xff20fc00) == 0x7e20b400
def is_FCMGE_asisdsame_only(d): return (d & 0xffa0fc00) == 0x7e20e400
def is_FACGE_asisdsame_only(d): return (d & 0xffa0fc00) == 0x7e20ec00
def is_FABD_asisdsame_only(d): return (d & 0xffa0fc00) == 0x7ea0d400
def is_FCMGT_asisdsame_only(d): return (d & 0xffa0fc00) == 0x7ea0e400
def is_FACGT_asisdsame_only(d): return (d & 0xffa0fc00) == 0x7ea0ec00
def is_FMULX_asisdsamefp16_only(d): return (d & 0xffe0fc00) == 0x5e401c00
def is_FCMEQ_asisdsamefp16_only(d): return (d & 0xffe0fc00) == 0x5e402400
def is_FRECPS_asisdsamefp16_only(d): return (d & 0xffe0fc00) == 0x5e403c00
def is_FRSQRTS_asisdsamefp16_only(d): return (d & 0xffe0fc00) == 0x5ec03c00
def is_FCMGE_asisdsamefp16_only(d): return (d & 0xffe0fc00) == 0x7e402400
def is_FACGE_asisdsamefp16_only(d): return (d & 0xffe0fc00) == 0x7e402c00
def is_FABD_asisdsamefp16_only(d): return (d & 0xffe0fc00) == 0x7ec01400
def is_FCMGT_asisdsamefp16_only(d): return (d & 0xffe0fc00) == 0x7ec02400
def is_FACGT_asisdsamefp16_only(d): return (d & 0xffe0fc00) == 0x7ec02c00
def is_SQRDMLAH_asisdsame2_only(d): return (d & 0xff20fc00) == 0x7e008400
def is_SQRDMLSH_asisdsame2_only(d): return (d & 0xff20fc00) == 0x7e008c00
def is_SUQADD_asisdmisc_R(d): return (d & 0xff3ffc00) == 0x5e203800
def is_SQABS_asisdmisc_R(d): return (d & 0xff3ffc00) == 0x5e207800
def is_CMGT_asisdmisc_Z(d): return (d & 0xff3ffc00) == 0x5e208800
def is_CMEQ_asisdmisc_Z(d): return (d & 0xff3ffc00) == 0x5e209800
def is_CMLT_asisdmisc_Z(d): return (d & 0xff3ffc00) == 0x5e20a800
def is_ABS_asisdmisc_R(d): return (d & 0xff3ffc00) == 0x5e20b800
def is_SQXTN_asisdmisc_N(d): return (d & 0xff3ffc00) == 0x5e214800
def is_FCVTNS_asisdmisc_R(d): return (d & 0xffbffc00) == 0x5e21a800
def is_FCVTMS_asisdmisc_R(d): return (d & 0xffbffc00) == 0x5e21b800
def is_FCVTAS_asisdmisc_R(d): return (d & 0xffbffc00) == 0x5e21c800
def is_SCVTF_asisdmisc_R(d): return (d & 0xffbffc00) == 0x5e21d800
def is_FCMGT_asisdmisc_FZ(d): return (d & 0xffbffc00) == 0x5ea0c800
def is_FCMEQ_asisdmisc_FZ(d): return (d & 0xffbffc00) == 0x5ea0d800
def is_FCMLT_asisdmisc_FZ(d): return (d & 0xffbffc00) == 0x5ea0e800
def is_FCVTPS_asisdmisc_R(d): return (d & 0xffbffc00) == 0x5ea1a800
def is_FCVTZS_asisdmisc_R(d): return (d & 0xffbffc00) == 0x5ea1b800
def is_FRECPE_asisdmisc_R(d): return (d & 0xffbffc00) == 0x5ea1d800
def is_FRECPX_asisdmisc_R(d): return (d & 0xffbffc00) == 0x5ea1f800
def is_USQADD_asisdmisc_R(d): return (d & 0xff3ffc00) == 0x7e203800
def is_SQNEG_asisdmisc_R(d): return (d & 0xff3ffc00) == 0x7e207800
def is_CMGE_asisdmisc_Z(d): return (d & 0xff3ffc00) == 0x7e208800
def is_CMLE_asisdmisc_Z(d): return (d & 0xff3ffc00) == 0x7e209800
def is_NEG_asisdmisc_R(d): return (d & 0xff3ffc00) == 0x7e20b800
def is_SQXTUN_asisdmisc_N(d): return (d & 0xff3ffc00) == 0x7e212800
def is_UQXTN_asisdmisc_N(d): return (d & 0xff3ffc00) == 0x7e214800
def is_FCVTXN_asisdmisc_N(d): return (d & 0xffbffc00) == 0x7e216800
def is_FCVTNU_asisdmisc_R(d): return (d & 0xffbffc00) == 0x7e21a800
def is_FCVTMU_asisdmisc_R(d): return (d & 0xffbffc00) == 0x7e21b800
def is_FCVTAU_asisdmisc_R(d): return (d & 0xffbffc00) == 0x7e21c800
def is_UCVTF_asisdmisc_R(d): return (d & 0xffbffc00) == 0x7e21d800
def is_FCMGE_asisdmisc_FZ(d): return (d & 0xffbffc00) == 0x7ea0c800
def is_FCMLE_asisdmisc_FZ(d): return (d & 0xffbffc00) == 0x7ea0d800
def is_FCVTPU_asisdmisc_R(d): return (d & 0xffbffc00) == 0x7ea1a800
def is_FCVTZU_asisdmisc_R(d): return (d & 0xffbffc00) == 0x7ea1b800
def is_FRSQRTE_asisdmisc_R(d): return (d & 0xffbffc00) == 0x7ea1d800
def is_FCVTNS_asisdmiscfp16_R(d): return (d & 0xfffffc00) == 0x5e79a800
def is_FCVTMS_asisdmiscfp16_R(d): return (d & 0xfffffc00) == 0x5e79b800
def is_FCVTAS_asisdmiscfp16_R(d): return (d & 0xfffffc00) == 0x5e79c800
def is_SCVTF_asisdmiscfp16_R(d): return (d & 0xfffffc00) == 0x5e79d800
def is_FCMGT_asisdmiscfp16_FZ(d): return (d & 0xfffffc00) == 0x5ef8c800
def is_FCMEQ_asisdmiscfp16_FZ(d): return (d & 0xfffffc00) == 0x5ef8d800
def is_FCMLT_asisdmiscfp16_FZ(d): return (d & 0xfffffc00) == 0x5ef8e800
def is_FCVTPS_asisdmiscfp16_R(d): return (d & 0xfffffc00) == 0x5ef9a800
def is_FCVTZS_asisdmiscfp16_R(d): return (d & 0xfffffc00) == 0x5ef9b800
def is_FRECPE_asisdmiscfp16_R(d): return (d & 0xfffffc00) == 0x5ef9d800
def is_FRECPX_asisdmiscfp16_R(d): return (d & 0xfffffc00) == 0x5ef9f800
def is_FCVTNU_asisdmiscfp16_R(d): return (d & 0xfffffc00) == 0x7e79a800
def is_FCVTMU_asisdmiscfp16_R(d): return (d & 0xfffffc00) == 0x7e79b800
def is_FCVTAU_asisdmiscfp16_R(d): return (d & 0xfffffc00) == 0x7e79c800
def is_UCVTF_asisdmiscfp16_R(d): return (d & 0xfffffc00) == 0x7e79d800
def is_FCMGE_asisdmiscfp16_FZ(d): return (d & 0xfffffc00) == 0x7ef8c800
def is_FCMLE_asisdmiscfp16_FZ(d): return (d & 0xfffffc00) == 0x7ef8d800
def is_FCVTPU_asisdmiscfp16_R(d): return (d & 0xfffffc00) == 0x7ef9a800
def is_FCVTZU_asisdmiscfp16_R(d): return (d & 0xfffffc00) == 0x7ef9b800
def is_FRSQRTE_asisdmiscfp16_R(d): return (d & 0xfffffc00) == 0x7ef9d800
def is_SQDMLAL_asisdelem_L(d): return (d & 0xff00f400) == 0x5f003000
def is_SQDMLSL_asisdelem_L(d): return (d & 0xff00f400) == 0x5f007000
def is_SQDMULL_asisdelem_L(d): return (d & 0xff00f400) == 0x5f00b000
def is_SQDMULH_asisdelem_R(d): return (d & 0xff00f400) == 0x5f00c000
def is_SQRDMULH_asisdelem_R(d): return (d & 0xff00f400) == 0x5f00d000
def is_FMLA_asisdelem_RH_H(d): return (d & 0xffc0f400) == 0x5f001000
def is_FMLS_asisdelem_RH_H(d): return (d & 0xffc0f400) == 0x5f005000
def is_FMUL_asisdelem_RH_H(d): return (d & 0xffc0f400) == 0x5f009000
def is_FMLA_asisdelem_R_SD(d): return (d & 0xff80f400) == 0x5f801000
def is_FMLS_asisdelem_R_SD(d): return (d & 0xff80f400) == 0x5f805000
def is_FMUL_asisdelem_R_SD(d): return (d & 0xff80f400) == 0x5f809000
def is_SQRDMLAH_asisdelem_R(d): return (d & 0xff00f400) == 0x7f00d000
def is_SQRDMLSH_asisdelem_R(d): return (d & 0xff00f400) == 0x7f00f000
def is_FMULX_asisdelem_RH_H(d): return (d & 0xffc0f400) == 0x7f009000
def is_FMULX_asisdelem_R_SD(d): return (d & 0xff80f400) == 0x7f809000
def is_SSHR_asimdshf_R(d): return (d & 0xbf80fc00) == 0x0f000400 and (d & 0x780000) != 0x000000
def is_SSRA_asimdshf_R(d): return (d & 0xbf80fc00) == 0x0f001400 and (d & 0x780000) != 0x000000
def is_SRSHR_asimdshf_R(d): return (d & 0xbf80fc00) == 0x0f002400 and (d & 0x780000) != 0x000000
def is_SRSRA_asimdshf_R(d): return (d & 0xbf80fc00) == 0x0f003400 and (d & 0x780000) != 0x000000
def is_SHL_asimdshf_R(d): return (d & 0xbf80fc00) == 0x0f005400 and (d & 0x780000) != 0x000000
def is_SQSHL_asimdshf_R(d): return (d & 0xbf80fc00) == 0x0f007400 and (d & 0x780000) != 0x000000
def is_SHRN_asimdshf_N(d): return (d & 0xbf80fc00) == 0x0f008400 and (d & 0x780000) != 0x000000
def is_RSHRN_asimdshf_N(d): return (d & 0xbf80fc00) == 0x0f008c00 and (d & 0x780000) != 0x000000
def is_SQSHRN_asimdshf_N(d): return (d & 0xbf80fc00) == 0x0f009400 and (d & 0x780000) != 0x000000
def is_SQRSHRN_asimdshf_N(d): return (d & 0xbf80fc00) == 0x0f009c00 and (d & 0x780000) != 0x000000
def is_SSHLL_asimdshf_L(d): return (d & 0xbf80fc00) == 0x0f00a400 and (d & 0x780000) != 0x000000
def is_SCVTF_asimdshf_C(d): return (d & 0xbf80fc00) == 0x0f00e400 and (d & 0x780000) != 0x000000
def is_FCVTZS_asimdshf_C(d): return (d & 0xbf80fc00) == 0x0f00fc00 and (d & 0x780000) != 0x000000
def is_USHR_asimdshf_R(d): return (d & 0xbf80fc00) == 0x2f000400 and (d & 0x780000) != 0x000000
def is_USRA_asimdshf_R(d): return (d & 0xbf80fc00) == 0x2f001400 and (d & 0x780000) != 0x000000
def is_URSHR_asimdshf_R(d): return (d & 0xbf80fc00) == 0x2f002400 and (d & 0x780000) != 0x000000
def is_URSRA_asimdshf_R(d): return (d & 0xbf80fc00) == 0x2f003400 and (d & 0x780000) != 0x000000
def is_SRI_asimdshf_R(d): return (d & 0xbf80fc00) == 0x2f004400 and (d & 0x780000) != 0x000000
def is_SLI_asimdshf_R(d): return (d & 0xbf80fc00) == 0x2f005400 and (d & 0x780000) != 0x000000
def is_SQSHLU_asimdshf_R(d): return (d & 0xbf80fc00) == 0x2f006400 and (d & 0x780000) != 0x000000
def is_UQSHL_asimdshf_R(d): return (d & 0xbf80fc00) == 0x2f007400 and (d & 0x780000) != 0x000000
def is_SQSHRUN_asimdshf_N(d): return (d & 0xbf80fc00) == 0x2f008400 and (d & 0x780000) != 0x000000
def is_SQRSHRUN_asimdshf_N(d): return (d & 0xbf80fc00) == 0x2f008c00 and (d & 0x780000) != 0x000000
def is_UQSHRN_asimdshf_N(d): return (d & 0xbf80fc00) == 0x2f009400 and (d & 0x780000) != 0x000000
def is_UQRSHRN_asimdshf_N(d): return (d & 0xbf80fc00) == 0x2f009c00 and (d & 0x780000) != 0x000000
def is_USHLL_asimdshf_L(d): return (d & 0xbf80fc00) == 0x2f00a400 and (d & 0x780000) != 0x000000
def is_UCVTF_asimdshf_C(d): return (d & 0xbf80fc00) == 0x2f00e400 and (d & 0x780000) != 0x000000
def is_FCVTZU_asimdshf_C(d): return (d & 0xbf80fc00) == 0x2f00fc00 and (d & 0x780000) != 0x000000
def is_TBL_asimdtbl_L1_1(d): return (d & 0xbfe0fc00) == 0x0e000000
def is_TBX_asimdtbl_L1_1(d): return (d & 0xbfe0fc00) == 0x0e001000
def is_TBL_asimdtbl_L2_2(d): return (d & 0xbfe0fc00) == 0x0e002000
def is_TBX_asimdtbl_L2_2(d): return (d & 0xbfe0fc00) == 0x0e003000
def is_TBL_asimdtbl_L3_3(d): return (d & 0xbfe0fc00) == 0x0e004000
def is_TBX_asimdtbl_L3_3(d): return (d & 0xbfe0fc00) == 0x0e005000
def is_TBL_asimdtbl_L4_4(d): return (d & 0xbfe0fc00) == 0x0e006000
def is_TBX_asimdtbl_L4_4(d): return (d & 0xbfe0fc00) == 0x0e007000
def is_SADDL_asimddiff_L(d): return (d & 0xbf20fc00) == 0x0e200000
def is_SADDW_asimddiff_W(d): return (d & 0xbf20fc00) == 0x0e201000
def is_SSUBL_asimddiff_L(d): return (d & 0xbf20fc00) == 0x0e202000
def is_SSUBW_asimddiff_W(d): return (d & 0xbf20fc00) == 0x0e203000
def is_ADDHN_asimddiff_N(d): return (d & 0xbf20fc00) == 0x0e204000
def is_SABAL_asimddiff_L(d): return (d & 0xbf20fc00) == 0x0e205000
def is_SUBHN_asimddiff_N(d): return (d & 0xbf20fc00) == 0x0e206000
def is_SABDL_asimddiff_L(d): return (d & 0xbf20fc00) == 0x0e207000
def is_SMLAL_asimddiff_L(d): return (d & 0xbf20fc00) == 0x0e208000
def is_SQDMLAL_asimddiff_L(d): return (d & 0xbf20fc00) == 0x0e209000
def is_SMLSL_asimddiff_L(d): return (d & 0xbf20fc00) == 0x0e20a000
def is_SQDMLSL_asimddiff_L(d): return (d & 0xbf20fc00) == 0x0e20b000
def is_SMULL_asimddiff_L(d): return (d & 0xbf20fc00) == 0x0e20c000
def is_SQDMULL_asimddiff_L(d): return (d & 0xbf20fc00) == 0x0e20d000
def is_PMULL_asimddiff_L(d): return (d & 0xbf20fc00) == 0x0e20e000
def is_UADDL_asimddiff_L(d): return (d & 0xbf20fc00) == 0x2e200000
def is_UADDW_asimddiff_W(d): return (d & 0xbf20fc00) == 0x2e201000
def is_USUBL_asimddiff_L(d): return (d & 0xbf20fc00) == 0x2e202000
def is_USUBW_asimddiff_W(d): return (d & 0xbf20fc00) == 0x2e203000
def is_RADDHN_asimddiff_N(d): return (d & 0xbf20fc00) == 0x2e204000
def is_UABAL_asimddiff_L(d): return (d & 0xbf20fc00) == 0x2e205000
def is_RSUBHN_asimddiff_N(d): return (d & 0xbf20fc00) == 0x2e206000
def is_UABDL_asimddiff_L(d): return (d & 0xbf20fc00) == 0x2e207000
def is_UMLAL_asimddiff_L(d): return (d & 0xbf20fc00) == 0x2e208000
def is_UMLSL_asimddiff_L(d): return (d & 0xbf20fc00) == 0x2e20a000
def is_UMULL_asimddiff_L(d): return (d & 0xbf20fc00) == 0x2e20c000
def is_SHADD_asimdsame_only(d): return (d & 0xbf20fc00) == 0x0e200400
def is_SQADD_asimdsame_only(d): return (d & 0xbf20fc00) == 0x0e200c00
def is_SRHADD_asimdsame_only(d): return (d & 0xbf20fc00) == 0x0e201400
def is_SHSUB_asimdsame_only(d): return (d & 0xbf20fc00) == 0x0e202400
def is_SQSUB_asimdsame_only(d): return (d & 0xbf20fc00) == 0x0e202c00
def is_CMGT_asimdsame_only(d): return (d & 0xbf20fc00) == 0x0e203400
def is_CMGE_asimdsame_only(d): return (d & 0xbf20fc00) == 0x0e203c00
def is_SSHL_asimdsame_only(d): return (d & 0xbf20fc00) == 0x0e204400
def is_SQSHL_asimdsame_only(d): return (d & 0xbf20fc00) == 0x0e204c00
def is_SRSHL_asimdsame_only(d): return (d & 0xbf20fc00) == 0x0e205400
def is_SQRSHL_asimdsame_only(d): return (d & 0xbf20fc00) == 0x0e205c00
def is_SMAX_asimdsame_only(d): return (d & 0xbf20fc00) == 0x0e206400
def is_SMIN_asimdsame_only(d): return (d & 0xbf20fc00) == 0x0e206c00
def is_SABD_asimdsame_only(d): return (d & 0xbf20fc00) == 0x0e207400
def is_SABA_asimdsame_only(d): return (d & 0xbf20fc00) == 0x0e207c00
def is_ADD_asimdsame_only(d): return (d & 0xbf20fc00) == 0x0e208400
def is_CMTST_asimdsame_only(d): return (d & 0xbf20fc00) == 0x0e208c00
def is_MLA_asimdsame_only(d): return (d & 0xbf20fc00) == 0x0e209400
def is_MUL_asimdsame_only(d): return (d & 0xbf20fc00) == 0x0e209c00
def is_SMAXP_asimdsame_only(d): return (d & 0xbf20fc00) == 0x0e20a400
def is_SMINP_asimdsame_only(d): return (d & 0xbf20fc00) == 0x0e20ac00
def is_SQDMULH_asimdsame_only(d): return (d & 0xbf20fc00) == 0x0e20b400
def is_ADDP_asimdsame_only(d): return (d & 0xbf20fc00) == 0x0e20bc00
def is_FMAXNM_asimdsame_only(d): return (d & 0xbfa0fc00) == 0x0e20c400
def is_FMLA_asimdsame_only(d): return (d & 0xbfa0fc00) == 0x0e20cc00
def is_FADD_asimdsame_only(d): return (d & 0xbfa0fc00) == 0x0e20d400
def is_FMULX_asimdsame_only(d): return (d & 0xbfa0fc00) == 0x0e20dc00
def is_FCMEQ_asimdsame_only(d): return (d & 0xbfa0fc00) == 0x0e20e400
def is_FMAX_asimdsame_only(d): return (d & 0xbfa0fc00) == 0x0e20f400
def is_FRECPS_asimdsame_only(d): return (d & 0xbfa0fc00) == 0x0e20fc00
def is_AND_asimdsame_only(d): return (d & 0xbfe0fc00) == 0x0e201c00
def is_BIC_asimdsame_only(d): return (d & 0xbfe0fc00) == 0x0e601c00
def is_FMINNM_asimdsame_only(d): return (d & 0xbfa0fc00) == 0x0ea0c400
def is_FMLS_asimdsame_only(d): return (d & 0xbfa0fc00) == 0x0ea0cc00
def is_FSUB_asimdsame_only(d): return (d & 0xbfa0fc00) == 0x0ea0d400
def is_FMIN_asimdsame_only(d): return (d & 0xbfa0fc00) == 0x0ea0f400
def is_FRSQRTS_asimdsame_only(d): return (d & 0xbfa0fc00) == 0x0ea0fc00
def is_ORR_asimdsame_only(d): return (d & 0xbfe0fc00) == 0x0ea01c00
def is_ORN_asimdsame_only(d): return (d & 0xbfe0fc00) == 0x0ee01c00
def is_UHADD_asimdsame_only(d): return (d & 0xbf20fc00) == 0x2e200400
def is_UQADD_asimdsame_only(d): return (d & 0xbf20fc00) == 0x2e200c00
def is_URHADD_asimdsame_only(d): return (d & 0xbf20fc00) == 0x2e201400
def is_UHSUB_asimdsame_only(d): return (d & 0xbf20fc00) == 0x2e202400
def is_UQSUB_asimdsame_only(d): return (d & 0xbf20fc00) == 0x2e202c00
def is_CMHI_asimdsame_only(d): return (d & 0xbf20fc00) == 0x2e203400
def is_CMHS_asimdsame_only(d): return (d & 0xbf20fc00) == 0x2e203c00
def is_USHL_asimdsame_only(d): return (d & 0xbf20fc00) == 0x2e204400
def is_UQSHL_asimdsame_only(d): return (d & 0xbf20fc00) == 0x2e204c00
def is_URSHL_asimdsame_only(d): return (d & 0xbf20fc00) == 0x2e205400
def is_UQRSHL_asimdsame_only(d): return (d & 0xbf20fc00) == 0x2e205c00
def is_UMAX_asimdsame_only(d): return (d & 0xbf20fc00) == 0x2e206400
def is_UMIN_asimdsame_only(d): return (d & 0xbf20fc00) == 0x2e206c00
def is_UABD_asimdsame_only(d): return (d & 0xbf20fc00) == 0x2e207400
def is_UABA_asimdsame_only(d): return (d & 0xbf20fc00) == 0x2e207c00
def is_SUB_asimdsame_only(d): return (d & 0xbf20fc00) == 0x2e208400
def is_CMEQ_asimdsame_only(d): return (d & 0xbf20fc00) == 0x2e208c00
def is_MLS_asimdsame_only(d): return (d & 0xbf20fc00) == 0x2e209400
def is_PMUL_asimdsame_only(d): return (d & 0xbf20fc00) == 0x2e209c00
def is_UMAXP_asimdsame_only(d): return (d & 0xbf20fc00) == 0x2e20a400
def is_UMINP_asimdsame_only(d): return (d & 0xbf20fc00) == 0x2e20ac00
def is_SQRDMULH_asimdsame_only(d): return (d & 0xbf20fc00) == 0x2e20b400
def is_FMAXNMP_asimdsame_only(d): return (d & 0xbfa0fc00) == 0x2e20c400
def is_FADDP_asimdsame_only(d): return (d & 0xbfa0fc00) == 0x2e20d400
def is_FMUL_asimdsame_only(d): return (d & 0xbfa0fc00) == 0x2e20dc00
def is_FCMGE_asimdsame_only(d): return (d & 0xbfa0fc00) == 0x2e20e400
def is_FACGE_asimdsame_only(d): return (d & 0xbfa0fc00) == 0x2e20ec00
def is_FMAXP_asimdsame_only(d): return (d & 0xbfa0fc00) == 0x2e20f400
def is_FDIV_asimdsame_only(d): return (d & 0xbfa0fc00) == 0x2e20fc00
def is_EOR_asimdsame_only(d): return (d & 0xbfe0fc00) == 0x2e201c00
def is_BSL_asimdsame_only(d): return (d & 0xbfe0fc00) == 0x2e601c00
def is_FMINNMP_asimdsame_only(d): return (d & 0xbfa0fc00) == 0x2ea0c400
def is_FABD_asimdsame_only(d): return (d & 0xbfa0fc00) == 0x2ea0d400
def is_FCMGT_asimdsame_only(d): return (d & 0xbfa0fc00) == 0x2ea0e400
def is_FACGT_asimdsame_only(d): return (d & 0xbfa0fc00) == 0x2ea0ec00
def is_FMINP_asimdsame_only(d): return (d & 0xbfa0fc00) == 0x2ea0f400
def is_BIT_asimdsame_only(d): return (d & 0xbfe0fc00) == 0x2ea01c00
def is_BIF_asimdsame_only(d): return (d & 0xbfe0fc00) == 0x2ee01c00
def is_FMAXNM_asimdsamefp16_only(d): return (d & 0xbfe0fc00) == 0x0e400400
def is_FMLA_asimdsamefp16_only(d): return (d & 0xbfe0fc00) == 0x0e400c00
def is_FADD_asimdsamefp16_only(d): return (d & 0xbfe0fc00) == 0x0e401400
def is_FMULX_asimdsamefp16_only(d): return (d & 0xbfe0fc00) == 0x0e401c00
def is_FCMEQ_asimdsamefp16_only(d): return (d & 0xbfe0fc00) == 0x0e402400
def is_FMAX_asimdsamefp16_only(d): return (d & 0xbfe0fc00) == 0x0e403400
def is_FRECPS_asimdsamefp16_only(d): return (d & 0xbfe0fc00) == 0x0e403c00
def is_FMINNM_asimdsamefp16_only(d): return (d & 0xbfe0fc00) == 0x0ec00400
def is_FMLS_asimdsamefp16_only(d): return (d & 0xbfe0fc00) == 0x0ec00c00
def is_FSUB_asimdsamefp16_only(d): return (d & 0xbfe0fc00) == 0x0ec01400
def is_FMIN_asimdsamefp16_only(d): return (d & 0xbfe0fc00) == 0x0ec03400
def is_FRSQRTS_asimdsamefp16_only(d): return (d & 0xbfe0fc00) == 0x0ec03c00
def is_FMAXNMP_asimdsamefp16_only(d): return (d & 0xbfe0fc00) == 0x2e400400
def is_FADDP_asimdsamefp16_only(d): return (d & 0xbfe0fc00) == 0x2e401400
def is_FMUL_asimdsamefp16_only(d): return (d & 0xbfe0fc00) == 0x2e401c00
def is_FCMGE_asimdsamefp16_only(d): return (d & 0xbfe0fc00) == 0x2e402400
def is_FACGE_asimdsamefp16_only(d): return (d & 0xbfe0fc00) == 0x2e402c00
def is_FMAXP_asimdsamefp16_only(d): return (d & 0xbfe0fc00) == 0x2e403400
def is_FDIV_asimdsamefp16_only(d): return (d & 0xbfe0fc00) == 0x2e403c00
def is_FMINNMP_asimdsamefp16_only(d): return (d & 0xbfe0fc00) == 0x2ec00400
def is_FABD_asimdsamefp16_only(d): return (d & 0xbfe0fc00) == 0x2ec01400
def is_FCMGT_asimdsamefp16_only(d): return (d & 0xbfe0fc00) == 0x2ec02400
def is_FACGT_asimdsamefp16_only(d): return (d & 0xbfe0fc00) == 0x2ec02c00
def is_FMINP_asimdsamefp16_only(d): return (d & 0xbfe0fc00) == 0x2ec03400
def is_SDOT_asimdsame2_D(d): return (d & 0xbf20fc00) == 0x0e009400
def is_SQRDMLAH_asimdsame2_only(d): return (d & 0xbf20fc00) == 0x2e008400
def is_SQRDMLSH_asimdsame2_only(d): return (d & 0xbf20fc00) == 0x2e008c00
def is_UDOT_asimdsame2_D(d): return (d & 0xbf20fc00) == 0x2e009400
def is_FCMLA_asimdsame2_C(d): return (d & 0xbf20e400) == 0x2e00c400
def is_FCADD_asimdsame2_C(d): return (d & 0xbf20ec00) == 0x2e00e400
def is_REV64_asimdmisc_R(d): return (d & 0xbf3ffc00) == 0x0e200800
def is_REV16_asimdmisc_R(d): return (d & 0xbf3ffc00) == 0x0e201800
def is_SADDLP_asimdmisc_P(d): return (d & 0xbf3ffc00) == 0x0e202800
def is_SUQADD_asimdmisc_R(d): return (d & 0xbf3ffc00) == 0x0e203800
def is_CLS_asimdmisc_R(d): return (d & 0xbf3ffc00) == 0x0e204800
def is_CNT_asimdmisc_R(d): return (d & 0xbf3ffc00) == 0x0e205800
def is_SADALP_asimdmisc_P(d): return (d & 0xbf3ffc00) == 0x0e206800
def is_SQABS_asimdmisc_R(d): return (d & 0xbf3ffc00) == 0x0e207800
def is_CMGT_asimdmisc_Z(d): return (d & 0xbf3ffc00) == 0x0e208800
def is_CMEQ_asimdmisc_Z(d): return (d & 0xbf3ffc00) == 0x0e209800
def is_CMLT_asimdmisc_Z(d): return (d & 0xbf3ffc00) == 0x0e20a800
def is_ABS_asimdmisc_R(d): return (d & 0xbf3ffc00) == 0x0e20b800
def is_XTN_asimdmisc_N(d): return (d & 0xbf3ffc00) == 0x0e212800
def is_SQXTN_asimdmisc_N(d): return (d & 0xbf3ffc00) == 0x0e214800
def is_FCVTN_asimdmisc_N(d): return (d & 0xbfbffc00) == 0x0e216800
def is_FCVTL_asimdmisc_L(d): return (d & 0xbfbffc00) == 0x0e217800
def is_FRINTN_asimdmisc_R(d): return (d & 0xbfbffc00) == 0x0e218800
def is_FRINTM_asimdmisc_R(d): return (d & 0xbfbffc00) == 0x0e219800
def is_FCVTNS_asimdmisc_R(d): return (d & 0xbfbffc00) == 0x0e21a800
def is_FCVTMS_asimdmisc_R(d): return (d & 0xbfbffc00) == 0x0e21b800
def is_FCVTAS_asimdmisc_R(d): return (d & 0xbfbffc00) == 0x0e21c800
def is_SCVTF_asimdmisc_R(d): return (d & 0xbfbffc00) == 0x0e21d800
def is_FCMGT_asimdmisc_FZ(d): return (d & 0xbfbffc00) == 0x0ea0c800
def is_FCMEQ_asimdmisc_FZ(d): return (d & 0xbfbffc00) == 0x0ea0d800
def is_FCMLT_asimdmisc_FZ(d): return (d & 0xbfbffc00) == 0x0ea0e800
def is_FABS_asimdmisc_R(d): return (d & 0xbfbffc00) == 0x0ea0f800
def is_FRINTP_asimdmisc_R(d): return (d & 0xbfbffc00) == 0x0ea18800
def is_FRINTZ_asimdmisc_R(d): return (d & 0xbfbffc00) == 0x0ea19800
def is_FCVTPS_asimdmisc_R(d): return (d & 0xbfbffc00) == 0x0ea1a800
def is_FCVTZS_asimdmisc_R(d): return (d & 0xbfbffc00) == 0x0ea1b800
def is_URECPE_asimdmisc_R(d): return (d & 0xbfbffc00) == 0x0ea1c800
def is_FRECPE_asimdmisc_R(d): return (d & 0xbfbffc00) == 0x0ea1d800
def is_REV32_asimdmisc_R(d): return (d & 0xbf3ffc00) == 0x2e200800
def is_UADDLP_asimdmisc_P(d): return (d & 0xbf3ffc00) == 0x2e202800
def is_USQADD_asimdmisc_R(d): return (d & 0xbf3ffc00) == 0x2e203800
def is_CLZ_asimdmisc_R(d): return (d & 0xbf3ffc00) == 0x2e204800
def is_UADALP_asimdmisc_P(d): return (d & 0xbf3ffc00) == 0x2e206800
def is_SQNEG_asimdmisc_R(d): return (d & 0xbf3ffc00) == 0x2e207800
def is_CMGE_asimdmisc_Z(d): return (d & 0xbf3ffc00) == 0x2e208800
def is_CMLE_asimdmisc_Z(d): return (d & 0xbf3ffc00) == 0x2e209800
def is_NEG_asimdmisc_R(d): return (d & 0xbf3ffc00) == 0x2e20b800
def is_SQXTUN_asimdmisc_N(d): return (d & 0xbf3ffc00) == 0x2e212800
def is_SHLL_asimdmisc_S(d): return (d & 0xbf3ffc00) == 0x2e213800
def is_UQXTN_asimdmisc_N(d): return (d & 0xbf3ffc00) == 0x2e214800
def is_FCVTXN_asimdmisc_N(d): return (d & 0xbfbffc00) == 0x2e216800
def is_FRINTA_asimdmisc_R(d): return (d & 0xbfbffc00) == 0x2e218800
def is_FRINTX_asimdmisc_R(d): return (d & 0xbfbffc00) == 0x2e219800
def is_FCVTNU_asimdmisc_R(d): return (d & 0xbfbffc00) == 0x2e21a800
def is_FCVTMU_asimdmisc_R(d): return (d & 0xbfbffc00) == 0x2e21b800
def is_FCVTAU_asimdmisc_R(d): return (d & 0xbfbffc00) == 0x2e21c800
def is_UCVTF_asimdmisc_R(d): return (d & 0xbfbffc00) == 0x2e21d800
def is_NOT_asimdmisc_R(d): return (d & 0xbffffc00) == 0x2e205800
def is_RBIT_asimdmisc_R(d): return (d & 0xbffffc00) == 0x2e605800
def is_FCMGE_asimdmisc_FZ(d): return (d & 0xbfbffc00) == 0x2ea0c800
def is_FCMLE_asimdmisc_FZ(d): return (d & 0xbfbffc00) == 0x2ea0d800
def is_FNEG_asimdmisc_R(d): return (d & 0xbfbffc00) == 0x2ea0f800
def is_FRINTI_asimdmisc_R(d): return (d & 0xbfbffc00) == 0x2ea19800
def is_FCVTPU_asimdmisc_R(d): return (d & 0xbfbffc00) == 0x2ea1a800
def is_FCVTZU_asimdmisc_R(d): return (d & 0xbfbffc00) == 0x2ea1b800
def is_URSQRTE_asimdmisc_R(d): return (d & 0xbfbffc00) == 0x2ea1c800
def is_FRSQRTE_asimdmisc_R(d): return (d & 0xbfbffc00) == 0x2ea1d800
def is_FSQRT_asimdmisc_R(d): return (d & 0xbfbffc00) == 0x2ea1f800
def is_FRINTN_asimdmiscfp16_R(d): return (d & 0xbffffc00) == 0x0e798800
def is_FRINTM_asimdmiscfp16_R(d): return (d & 0xbffffc00) == 0x0e799800
def is_FCVTNS_asimdmiscfp16_R(d): return (d & 0xbffffc00) == 0x0e79a800
def is_FCVTMS_asimdmiscfp16_R(d): return (d & 0xbffffc00) == 0x0e79b800
def is_FCVTAS_asimdmiscfp16_R(d): return (d & 0xbffffc00) == 0x0e79c800
def is_SCVTF_asimdmiscfp16_R(d): return (d & 0xbffffc00) == 0x0e79d800
def is_FCMGT_asimdmiscfp16_FZ(d): return (d & 0xbffffc00) == 0x0ef8c800
def is_FCMEQ_asimdmiscfp16_FZ(d): return (d & 0xbffffc00) == 0x0ef8d800
def is_FCMLT_asimdmiscfp16_FZ(d): return (d & 0xbffffc00) == 0x0ef8e800
def is_FABS_asimdmiscfp16_R(d): return (d & 0xbffffc00) == 0x0ef8f800
def is_FRINTP_asimdmiscfp16_R(d): return (d & 0xbffffc00) == 0x0ef98800
def is_FRINTZ_asimdmiscfp16_R(d): return (d & 0xbffffc00) == 0x0ef99800
def is_FCVTPS_asimdmiscfp16_R(d): return (d & 0xbffffc00) == 0x0ef9a800
def is_FCVTZS_asimdmiscfp16_R(d): return (d & 0xbffffc00) == 0x0ef9b800
def is_FRECPE_asimdmiscfp16_R(d): return (d & 0xbffffc00) == 0x0ef9d800
def is_FRINTA_asimdmiscfp16_R(d): return (d & 0xbffffc00) == 0x2e798800
def is_FRINTX_asimdmiscfp16_R(d): return (d & 0xbffffc00) == 0x2e799800
def is_FCVTNU_asimdmiscfp16_R(d): return (d & 0xbffffc00) == 0x2e79a800
def is_FCVTMU_asimdmiscfp16_R(d): return (d & 0xbffffc00) == 0x2e79b800
def is_FCVTAU_asimdmiscfp16_R(d): return (d & 0xbffffc00) == 0x2e79c800
def is_UCVTF_asimdmiscfp16_R(d): return (d & 0xbffffc00) == 0x2e79d800
def is_FCMGE_asimdmiscfp16_FZ(d): return (d & 0xbffffc00) == 0x2ef8c800
def is_FCMLE_asimdmiscfp16_FZ(d): return (d & 0xbffffc00) == 0x2ef8d800
def is_FNEG_asimdmiscfp16_R(d): return (d & 0xbffffc00) == 0x2ef8f800
def is_FRINTI_asimdmiscfp16_R(d): return (d & 0xbffffc00) == 0x2ef99800
def is_FCVTPU_asimdmiscfp16_R(d): return (d & 0xbffffc00) == 0x2ef9a800
def is_FCVTZU_asimdmiscfp16_R(d): return (d & 0xbffffc00) == 0x2ef9b800
def is_FRSQRTE_asimdmiscfp16_R(d): return (d & 0xbffffc00) == 0x2ef9d800
def is_FSQRT_asimdmiscfp16_R(d): return (d & 0xbffffc00) == 0x2ef9f800
def is_SMLAL_asimdelem_L(d): return (d & 0xbf00f400) == 0x0f002000
def is_SQDMLAL_asimdelem_L(d): return (d & 0xbf00f400) == 0x0f003000
def is_SMLSL_asimdelem_L(d): return (d & 0xbf00f400) == 0x0f006000
def is_SQDMLSL_asimdelem_L(d): return (d & 0xbf00f400) == 0x0f007000
def is_MUL_asimdelem_R(d): return (d & 0xbf00f400) == 0x0f008000
def is_SMULL_asimdelem_L(d): return (d & 0xbf00f400) == 0x0f00a000
def is_SQDMULL_asimdelem_L(d): return (d & 0xbf00f400) == 0x0f00b000
def is_SQDMULH_asimdelem_R(d): return (d & 0xbf00f400) == 0x0f00c000
def is_SQRDMULH_asimdelem_R(d): return (d & 0xbf00f400) == 0x0f00d000
def is_SDOT_asimdelem_D(d): return (d & 0xbf00f400) == 0x0f00e000
def is_FMLA_asimdelem_RH_H(d): return (d & 0xbfc0f400) == 0x0f001000
def is_FMLS_asimdelem_RH_H(d): return (d & 0xbfc0f400) == 0x0f005000
def is_FMUL_asimdelem_RH_H(d): return (d & 0xbfc0f400) == 0x0f009000
def is_FMLA_asimdelem_R_SD(d): return (d & 0xbf80f400) == 0x0f801000
def is_FMLS_asimdelem_R_SD(d): return (d & 0xbf80f400) == 0x0f805000
def is_FMUL_asimdelem_R_SD(d): return (d & 0xbf80f400) == 0x0f809000
def is_MLA_asimdelem_R(d): return (d & 0xbf00f400) == 0x2f000000
def is_UMLAL_asimdelem_L(d): return (d & 0xbf00f400) == 0x2f002000
def is_MLS_asimdelem_R(d): return (d & 0xbf00f400) == 0x2f004000
def is_UMLSL_asimdelem_L(d): return (d & 0xbf00f400) == 0x2f006000
def is_UMULL_asimdelem_L(d): return (d & 0xbf00f400) == 0x2f00a000
def is_SQRDMLAH_asimdelem_R(d): return (d & 0xbf00f400) == 0x2f00d000
def is_UDOT_asimdelem_D(d): return (d & 0xbf00f400) == 0x2f00e000
def is_SQRDMLSH_asimdelem_R(d): return (d & 0xbf00f400) == 0x2f00f000
def is_FMULX_asimdelem_RH_H(d): return (d & 0xbfc0f400) == 0x2f009000
def is_FCMLA_asimdelem_C_H(d): return (d & 0xbfc09400) == 0x2f401000
def is_FMULX_asimdelem_R_SD(d): return (d & 0xbf80f400) == 0x2f809000
def is_FCMLA_asimdelem_C_S(d): return (d & 0xbfc09400) == 0x2f801000
def is_SCVTF_S32_float2fix(d): return (d & 0xffff0000) == 0x1e020000
def is_UCVTF_S32_float2fix(d): return (d & 0xffff0000) == 0x1e030000
def is_FCVTZS_32S_float2fix(d): return (d & 0xffff0000) == 0x1e180000
def is_FCVTZU_32S_float2fix(d): return (d & 0xffff0000) == 0x1e190000
def is_SCVTF_D32_float2fix(d): return (d & 0xffff0000) == 0x1e420000
def is_UCVTF_D32_float2fix(d): return (d & 0xffff0000) == 0x1e430000
def is_FCVTZS_32D_float2fix(d): return (d & 0xffff0000) == 0x1e580000
def is_FCVTZU_32D_float2fix(d): return (d & 0xffff0000) == 0x1e590000
def is_SCVTF_H32_float2fix(d): return (d & 0xffff0000) == 0x1ec20000
def is_UCVTF_H32_float2fix(d): return (d & 0xffff0000) == 0x1ec30000
def is_FCVTZS_32H_float2fix(d): return (d & 0xffff0000) == 0x1ed80000
def is_FCVTZU_32H_float2fix(d): return (d & 0xffff0000) == 0x1ed90000
def is_SCVTF_S64_float2fix(d): return (d & 0xffff0000) == 0x9e020000
def is_UCVTF_S64_float2fix(d): return (d & 0xffff0000) == 0x9e030000
def is_FCVTZS_64S_float2fix(d): return (d & 0xffff0000) == 0x9e180000
def is_FCVTZU_64S_float2fix(d): return (d & 0xffff0000) == 0x9e190000
def is_SCVTF_D64_float2fix(d): return (d & 0xffff0000) == 0x9e420000
def is_UCVTF_D64_float2fix(d): return (d & 0xffff0000) == 0x9e430000
def is_FCVTZS_64D_float2fix(d): return (d & 0xffff0000) == 0x9e580000
def is_FCVTZU_64D_float2fix(d): return (d & 0xffff0000) == 0x9e590000
def is_SCVTF_H64_float2fix(d): return (d & 0xffff0000) == 0x9ec20000
def is_UCVTF_H64_float2fix(d): return (d & 0xffff0000) == 0x9ec30000
def is_FCVTZS_64H_float2fix(d): return (d & 0xffff0000) == 0x9ed80000
def is_FCVTZU_64H_float2fix(d): return (d & 0xffff0000) == 0x9ed90000
def is_FCVTNS_32S_float2int(d): return (d & 0xfffffc00) == 0x1e200000
def is_FCVTNU_32S_float2int(d): return (d & 0xfffffc00) == 0x1e210000
def is_SCVTF_S32_float2int(d): return (d & 0xfffffc00) == 0x1e220000
def is_UCVTF_S32_float2int(d): return (d & 0xfffffc00) == 0x1e230000
def is_FCVTAS_32S_float2int(d): return (d & 0xfffffc00) == 0x1e240000
def is_FCVTAU_32S_float2int(d): return (d & 0xfffffc00) == 0x1e250000
def is_FMOV_32S_float2int(d): return (d & 0xfffffc00) == 0x1e260000
def is_FMOV_S32_float2int(d): return (d & 0xfffffc00) == 0x1e270000
def is_FCVTPS_32S_float2int(d): return (d & 0xfffffc00) == 0x1e280000
def is_FCVTPU_32S_float2int(d): return (d & 0xfffffc00) == 0x1e290000
def is_FCVTMS_32S_float2int(d): return (d & 0xfffffc00) == 0x1e300000
def is_FCVTMU_32S_float2int(d): return (d & 0xfffffc00) == 0x1e310000
def is_FCVTZS_32S_float2int(d): return (d & 0xfffffc00) == 0x1e380000
def is_FCVTZU_32S_float2int(d): return (d & 0xfffffc00) == 0x1e390000
def is_FCVTNS_32D_float2int(d): return (d & 0xfffffc00) == 0x1e600000
def is_FCVTNU_32D_float2int(d): return (d & 0xfffffc00) == 0x1e610000
def is_SCVTF_D32_float2int(d): return (d & 0xfffffc00) == 0x1e620000
def is_UCVTF_D32_float2int(d): return (d & 0xfffffc00) == 0x1e630000
def is_FCVTAS_32D_float2int(d): return (d & 0xfffffc00) == 0x1e640000
def is_FCVTAU_32D_float2int(d): return (d & 0xfffffc00) == 0x1e650000
def is_FCVTPS_32D_float2int(d): return (d & 0xfffffc00) == 0x1e680000
def is_FCVTPU_32D_float2int(d): return (d & 0xfffffc00) == 0x1e690000
def is_FCVTMS_32D_float2int(d): return (d & 0xfffffc00) == 0x1e700000
def is_FCVTMU_32D_float2int(d): return (d & 0xfffffc00) == 0x1e710000
def is_FCVTZS_32D_float2int(d): return (d & 0xfffffc00) == 0x1e780000
def is_FCVTZU_32D_float2int(d): return (d & 0xfffffc00) == 0x1e790000
def is_FJCVTZS_32D_float2int(d): return (d & 0xfffffc00) == 0x1e7e0000
def is_FCVTNS_32H_float2int(d): return (d & 0xfffffc00) == 0x1ee00000
def is_FCVTNU_32H_float2int(d): return (d & 0xfffffc00) == 0x1ee10000
def is_SCVTF_H32_float2int(d): return (d & 0xfffffc00) == 0x1ee20000
def is_UCVTF_H32_float2int(d): return (d & 0xfffffc00) == 0x1ee30000
def is_FCVTAS_32H_float2int(d): return (d & 0xfffffc00) == 0x1ee40000
def is_FCVTAU_32H_float2int(d): return (d & 0xfffffc00) == 0x1ee50000
def is_FMOV_32H_float2int(d): return (d & 0xfffffc00) == 0x1ee60000
def is_FMOV_H32_float2int(d): return (d & 0xfffffc00) == 0x1ee70000
def is_FCVTPS_32H_float2int(d): return (d & 0xfffffc00) == 0x1ee80000
def is_FCVTPU_32H_float2int(d): return (d & 0xfffffc00) == 0x1ee90000
def is_FCVTMS_32H_float2int(d): return (d & 0xfffffc00) == 0x1ef00000
def is_FCVTMU_32H_float2int(d): return (d & 0xfffffc00) == 0x1ef10000
def is_FCVTZS_32H_float2int(d): return (d & 0xfffffc00) == 0x1ef80000
def is_FCVTZU_32H_float2int(d): return (d & 0xfffffc00) == 0x1ef90000
def is_FCVTNS_64S_float2int(d): return (d & 0xfffffc00) == 0x9e200000
def is_FCVTNU_64S_float2int(d): return (d & 0xfffffc00) == 0x9e210000
def is_SCVTF_S64_float2int(d): return (d & 0xfffffc00) == 0x9e220000
def is_UCVTF_S64_float2int(d): return (d & 0xfffffc00) == 0x9e230000
def is_FCVTAS_64S_float2int(d): return (d & 0xfffffc00) == 0x9e240000
def is_FCVTAU_64S_float2int(d): return (d & 0xfffffc00) == 0x9e250000
def is_FCVTPS_64S_float2int(d): return (d & 0xfffffc00) == 0x9e280000
def is_FCVTPU_64S_float2int(d): return (d & 0xfffffc00) == 0x9e290000
def is_FCVTMS_64S_float2int(d): return (d & 0xfffffc00) == 0x9e300000
def is_FCVTMU_64S_float2int(d): return (d & 0xfffffc00) == 0x9e310000
def is_FCVTZS_64S_float2int(d): return (d & 0xfffffc00) == 0x9e380000
def is_FCVTZU_64S_float2int(d): return (d & 0xfffffc00) == 0x9e390000
def is_FCVTNS_64D_float2int(d): return (d & 0xfffffc00) == 0x9e600000
def is_FCVTNU_64D_float2int(d): return (d & 0xfffffc00) == 0x9e610000
def is_SCVTF_D64_float2int(d): return (d & 0xfffffc00) == 0x9e620000
def is_UCVTF_D64_float2int(d): return (d & 0xfffffc00) == 0x9e630000
def is_FCVTAS_64D_float2int(d): return (d & 0xfffffc00) == 0x9e640000
def is_FCVTAU_64D_float2int(d): return (d & 0xfffffc00) == 0x9e650000
def is_FMOV_64D_float2int(d): return (d & 0xfffffc00) == 0x9e660000
def is_FMOV_D64_float2int(d): return (d & 0xfffffc00) == 0x9e670000
def is_FCVTPS_64D_float2int(d): return (d & 0xfffffc00) == 0x9e680000
def is_FCVTPU_64D_float2int(d): return (d & 0xfffffc00) == 0x9e690000
def is_FCVTMS_64D_float2int(d): return (d & 0xfffffc00) == 0x9e700000
def is_FCVTMU_64D_float2int(d): return (d & 0xfffffc00) == 0x9e710000
def is_FCVTZS_64D_float2int(d): return (d & 0xfffffc00) == 0x9e780000
def is_FCVTZU_64D_float2int(d): return (d & 0xfffffc00) == 0x9e790000
def is_FMOV_64VX_float2int(d): return (d & 0xfffffc00) == 0x9eae0000
def is_FMOV_V64I_float2int(d): return (d & 0xfffffc00) == 0x9eaf0000
def is_FCVTNS_64H_float2int(d): return (d & 0xfffffc00) == 0x9ee00000
def is_FCVTNU_64H_float2int(d): return (d & 0xfffffc00) == 0x9ee10000
def is_SCVTF_H64_float2int(d): return (d & 0xfffffc00) == 0x9ee20000
def is_UCVTF_H64_float2int(d): return (d & 0xfffffc00) == 0x9ee30000
def is_FCVTAS_64H_float2int(d): return (d & 0xfffffc00) == 0x9ee40000
def is_FCVTAU_64H_float2int(d): return (d & 0xfffffc00) == 0x9ee50000
def is_FMOV_64H_float2int(d): return (d & 0xfffffc00) == 0x9ee60000
def is_FMOV_H64_float2int(d): return (d & 0xfffffc00) == 0x9ee70000
def is_FCVTPS_64H_float2int(d): return (d & 0xfffffc00) == 0x9ee80000
def is_FCVTPU_64H_float2int(d): return (d & 0xfffffc00) == 0x9ee90000
def is_FCVTMS_64H_float2int(d): return (d & 0xfffffc00) == 0x9ef00000
def is_FCVTMU_64H_float2int(d): return (d & 0xfffffc00) == 0x9ef10000
def is_FCVTZS_64H_float2int(d): return (d & 0xfffffc00) == 0x9ef80000
def is_FCVTZU_64H_float2int(d): return (d & 0xfffffc00) == 0x9ef90000
def is_AESE_B_cryptoaes(d): return (d & 0xfffffc00) == 0x4e284800
def is_AESD_B_cryptoaes(d): return (d & 0xfffffc00) == 0x4e285800
def is_AESMC_B_cryptoaes(d): return (d & 0xfffffc00) == 0x4e286800
def is_AESIMC_B_cryptoaes(d): return (d & 0xfffffc00) == 0x4e287800
def is_EOR3_VVV16_crypto4(d): return (d & 0xffe08000) == 0xce000000
def is_BCAX_VVV16_crypto4(d): return (d & 0xffe08000) == 0xce200000
def is_SM3SS1_VVV4_crypto4(d): return (d & 0xffe08000) == 0xce400000
def is_SHA1C_QSV_cryptosha3(d): return (d & 0xffe0fc00) == 0x5e000000
def is_SHA1P_QSV_cryptosha3(d): return (d & 0xffe0fc00) == 0x5e001000
def is_SHA1M_QSV_cryptosha3(d): return (d & 0xffe0fc00) == 0x5e002000
def is_SHA1SU0_VVV_cryptosha3(d): return (d & 0xffe0fc00) == 0x5e003000
def is_SHA256H_QQV_cryptosha3(d): return (d & 0xffe0fc00) == 0x5e004000
def is_SHA256H2_QQV_cryptosha3(d): return (d & 0xffe0fc00) == 0x5e005000
def is_SHA256SU1_VVV_cryptosha3(d): return (d & 0xffe0fc00) == 0x5e006000
def is_SHA512H_QQV_cryptosha512_3(d): return (d & 0xffe0fc00) == 0xce608000
def is_SHA512H2_QQV_cryptosha512_3(d): return (d & 0xffe0fc00) == 0xce608400
def is_SHA512SU1_VVV2_cryptosha512_3(d): return (d & 0xffe0fc00) == 0xce608800
def is_RAX1_VVV2_cryptosha512_3(d): return (d & 0xffe0fc00) == 0xce608c00
def is_SM3PARTW1_VVV4_cryptosha512_3(d): return (d & 0xffe0fc00) == 0xce60c000
def is_SM3PARTW2_VVV4_cryptosha512_3(d): return (d & 0xffe0fc00) == 0xce60c400
def is_SM4EKEY_VVV4_cryptosha512_3(d): return (d & 0xffe0fc00) == 0xce60c800
def is_SM3TT1A_VVV4_crypto3_imm2(d): return (d & 0xffe0cc00) == 0xce408000
def is_SM3TT1B_VVV4_crypto3_imm2(d): return (d & 0xffe0cc00) == 0xce408400
def is_SM3TT2A_VVV4_crypto3_imm2(d): return (d & 0xffe0cc00) == 0xce408800
def is_SM3TT2B_VVV_crypto3_imm2(d): return (d & 0xffe0cc00) == 0xce408c00
def is_XAR_VVV2_crypto3_imm6(d): return (d & 0xffe00000) == 0xce800000
def is_SHA1H_SS_cryptosha2(d): return (d & 0xfffffc00) == 0x5e280800
def is_SHA1SU1_VV_cryptosha2(d): return (d & 0xfffffc00) == 0x5e281800
def is_SHA256SU0_VV_cryptosha2(d): return (d & 0xfffffc00) == 0x5e282800
def is_SHA512SU0_VV2_cryptosha512_2(d): return (d & 0xfffffc00) == 0xcec08000
def is_SM4E_VV4_cryptosha512_2(d): return (d & 0xfffffc00) == 0xcec08400
def is_FCMP_S_floatcmp(d): return (d & 0xffe0fc1f) == 0x1e202000
def is_FCMP_SZ_floatcmp(d): return (d & 0xffe0fc1f) == 0x1e202008
def is_FCMPE_S_floatcmp(d): return (d & 0xffe0fc1f) == 0x1e202010
def is_FCMPE_SZ_floatcmp(d): return (d & 0xffe0fc1f) == 0x1e202018
def is_FCMP_D_floatcmp(d): return (d & 0xffe0fc1f) == 0x1e602000
def is_FCMP_DZ_floatcmp(d): return (d & 0xffe0fc1f) == 0x1e602008
def is_FCMPE_D_floatcmp(d): return (d & 0xffe0fc1f) == 0x1e602010
def is_FCMPE_DZ_floatcmp(d): return (d & 0xffe0fc1f) == 0x1e602018
def is_FCMP_H_floatcmp(d): return (d & 0xffe0fc1f) == 0x1ee02000
def is_FCMP_HZ_floatcmp(d): return (d & 0xffe0fc1f) == 0x1ee02008
def is_FCMPE_H_floatcmp(d): return (d & 0xffe0fc1f) == 0x1ee02010
def is_FCMPE_HZ_floatcmp(d): return (d & 0xffe0fc1f) == 0x1ee02018
def is_FCCMP_S_floatccmp(d): return (d & 0xffe00c10) == 0x1e200400
def is_FCCMPE_S_floatccmp(d): return (d & 0xffe00c10) == 0x1e200410
def is_FCCMP_D_floatccmp(d): return (d & 0xffe00c10) == 0x1e600400
def is_FCCMPE_D_floatccmp(d): return (d & 0xffe00c10) == 0x1e600410
def is_FCCMP_H_floatccmp(d): return (d & 0xffe00c10) == 0x1ee00400
def is_FCCMPE_H_floatccmp(d): return (d & 0xffe00c10) == 0x1ee00410
def is_FCSEL_S_floatsel(d): return (d & 0xffe00c00) == 0x1e200c00
def is_FCSEL_D_floatsel(d): return (d & 0xffe00c00) == 0x1e600c00
def is_FCSEL_H_floatsel(d): return (d & 0xffe00c00) == 0x1ee00c00
def is_FMOV_S_floatdp1(d): return (d & 0xfffffc00) == 0x1e204000
def is_FABS_S_floatdp1(d): return (d & 0xfffffc00) == 0x1e20c000
def is_FNEG_S_floatdp1(d): return (d & 0xfffffc00) == 0x1e214000
def is_FSQRT_S_floatdp1(d): return (d & 0xfffffc00) == 0x1e21c000
def is_FCVT_DS_floatdp1(d): return (d & 0xfffffc00) == 0x1e22c000
def is_FCVT_HS_floatdp1(d): return (d & 0xfffffc00) == 0x1e23c000
def is_FRINTN_S_floatdp1(d): return (d & 0xfffffc00) == 0x1e244000
def is_FRINTP_S_floatdp1(d): return (d & 0xfffffc00) == 0x1e24c000
def is_FRINTM_S_floatdp1(d): return (d & 0xfffffc00) == 0x1e254000
def is_FRINTZ_S_floatdp1(d): return (d & 0xfffffc00) == 0x1e25c000
def is_FRINTA_S_floatdp1(d): return (d & 0xfffffc00) == 0x1e264000
def is_FRINTX_S_floatdp1(d): return (d & 0xfffffc00) == 0x1e274000
def is_FRINTI_S_floatdp1(d): return (d & 0xfffffc00) == 0x1e27c000
def is_FMOV_D_floatdp1(d): return (d & 0xfffffc00) == 0x1e604000
def is_FABS_D_floatdp1(d): return (d & 0xfffffc00) == 0x1e60c000
def is_FNEG_D_floatdp1(d): return (d & 0xfffffc00) == 0x1e614000
def is_FSQRT_D_floatdp1(d): return (d & 0xfffffc00) == 0x1e61c000
def is_FCVT_SD_floatdp1(d): return (d & 0xfffffc00) == 0x1e624000
def is_FCVT_HD_floatdp1(d): return (d & 0xfffffc00) == 0x1e63c000
def is_FRINTN_D_floatdp1(d): return (d & 0xfffffc00) == 0x1e644000
def is_FRINTP_D_floatdp1(d): return (d & 0xfffffc00) == 0x1e64c000
def is_FRINTM_D_floatdp1(d): return (d & 0xfffffc00) == 0x1e654000
def is_FRINTZ_D_floatdp1(d): return (d & 0xfffffc00) == 0x1e65c000
def is_FRINTA_D_floatdp1(d): return (d & 0xfffffc00) == 0x1e664000
def is_FRINTX_D_floatdp1(d): return (d & 0xfffffc00) == 0x1e674000
def is_FRINTI_D_floatdp1(d): return (d & 0xfffffc00) == 0x1e67c000
def is_FMOV_H_floatdp1(d): return (d & 0xfffffc00) == 0x1ee04000
def is_FABS_H_floatdp1(d): return (d & 0xfffffc00) == 0x1ee0c000
def is_FNEG_H_floatdp1(d): return (d & 0xfffffc00) == 0x1ee14000
def is_FSQRT_H_floatdp1(d): return (d & 0xfffffc00) == 0x1ee1c000
def is_FCVT_SH_floatdp1(d): return (d & 0xfffffc00) == 0x1ee24000
def is_FCVT_DH_floatdp1(d): return (d & 0xfffffc00) == 0x1ee2c000
def is_FRINTN_H_floatdp1(d): return (d & 0xfffffc00) == 0x1ee44000
def is_FRINTP_H_floatdp1(d): return (d & 0xfffffc00) == 0x1ee4c000
def is_FRINTM_H_floatdp1(d): return (d & 0xfffffc00) == 0x1ee54000
def is_FRINTZ_H_floatdp1(d): return (d & 0xfffffc00) == 0x1ee5c000
def is_FRINTA_H_floatdp1(d): return (d & 0xfffffc00) == 0x1ee64000
def is_FRINTX_H_floatdp1(d): return (d & 0xfffffc00) == 0x1ee74000
def is_FRINTI_H_floatdp1(d): return (d & 0xfffffc00) == 0x1ee7c000
def is_FMUL_S_floatdp2(d): return (d & 0xffe0fc00) == 0x1e200800
def is_FDIV_S_floatdp2(d): return (d & 0xffe0fc00) == 0x1e201800
def is_FADD_S_floatdp2(d): return (d & 0xffe0fc00) == 0x1e202800
def is_FSUB_S_floatdp2(d): return (d & 0xffe0fc00) == 0x1e203800
def is_FMAX_S_floatdp2(d): return (d & 0xffe0fc00) == 0x1e204800
def is_FMIN_S_floatdp2(d): return (d & 0xffe0fc00) == 0x1e205800
def is_FMAXNM_S_floatdp2(d): return (d & 0xffe0fc00) == 0x1e206800
def is_FMINNM_S_floatdp2(d): return (d & 0xffe0fc00) == 0x1e207800
def is_FNMUL_S_floatdp2(d): return (d & 0xffe0fc00) == 0x1e208800
def is_FMUL_D_floatdp2(d): return (d & 0xffe0fc00) == 0x1e600800
def is_FDIV_D_floatdp2(d): return (d & 0xffe0fc00) == 0x1e601800
def is_FADD_D_floatdp2(d): return (d & 0xffe0fc00) == 0x1e602800
def is_FSUB_D_floatdp2(d): return (d & 0xffe0fc00) == 0x1e603800
def is_FMAX_D_floatdp2(d): return (d & 0xffe0fc00) == 0x1e604800
def is_FMIN_D_floatdp2(d): return (d & 0xffe0fc00) == 0x1e605800
def is_FMAXNM_D_floatdp2(d): return (d & 0xffe0fc00) == 0x1e606800
def is_FMINNM_D_floatdp2(d): return (d & 0xffe0fc00) == 0x1e607800
def is_FNMUL_D_floatdp2(d): return (d & 0xffe0fc00) == 0x1e608800
def is_FMUL_H_floatdp2(d): return (d & 0xffe0fc00) == 0x1ee00800
def is_FDIV_H_floatdp2(d): return (d & 0xffe0fc00) == 0x1ee01800
def is_FADD_H_floatdp2(d): return (d & 0xffe0fc00) == 0x1ee02800
def is_FSUB_H_floatdp2(d): return (d & 0xffe0fc00) == 0x1ee03800
def is_FMAX_H_floatdp2(d): return (d & 0xffe0fc00) == 0x1ee04800
def is_FMIN_H_floatdp2(d): return (d & 0xffe0fc00) == 0x1ee05800
def is_FMAXNM_H_floatdp2(d): return (d & 0xffe0fc00) == 0x1ee06800
def is_FMINNM_H_floatdp2(d): return (d & 0xffe0fc00) == 0x1ee07800
def is_FNMUL_H_floatdp2(d): return (d & 0xffe0fc00) == 0x1ee08800
def is_FMADD_S_floatdp3(d): return (d & 0xffe08000) == 0x1f000000
def is_FMSUB_S_floatdp3(d): return (d & 0xffe08000) == 0x1f008000
def is_FNMADD_S_floatdp3(d): return (d & 0xffe08000) == 0x1f200000
def is_FNMSUB_S_floatdp3(d): return (d & 0xffe08000) == 0x1f208000
def is_FMADD_D_floatdp3(d): return (d & 0xffe08000) == 0x1f400000
def is_FMSUB_D_floatdp3(d): return (d & 0xffe08000) == 0x1f408000
def is_FNMADD_D_floatdp3(d): return (d & 0xffe08000) == 0x1f600000
def is_FNMSUB_D_floatdp3(d): return (d & 0xffe08000) == 0x1f608000
def is_FMADD_H_floatdp3(d): return (d & 0xffe08000) == 0x1fc00000
def is_FMSUB_H_floatdp3(d): return (d & 0xffe08000) == 0x1fc08000
def is_FNMADD_H_floatdp3(d): return (d & 0xffe08000) == 0x1fe00000
def is_FNMSUB_H_floatdp3(d): return (d & 0xffe08000) == 0x1fe08000
def is_FMOV_S_floatimm(d): return (d & 0xffe01fe0) == 0x1e201000
def is_FMOV_D_floatimm(d): return (d & 0xffe01fe0) == 0x1e601000
def is_FMOV_H_floatimm(d): return (d & 0xffe01fe0) == 0x1ee01000
def get_A(d): return (d >> 23) & 1
def get_CRm(d): return (d >> 8) & 0xF
def get_CRn(d): return (d >> 12) & 0xF
def get_H(d): return (d >> 11) & 1
# def get_L(d): return (d >> 21) & 1 # system, asisdelem, asimdelem
# def get_L(d): return (d >> 22) & 1 # asisdlse, asisdlsep, asisdlso, asisdlsop, ldstexcl, ldstnapair_offs, ldstpair_off, ldstpair_post, ldstpair_pre
def get_LL(d): return (d >> 0) & 3
# def get_M(d): return (d >> 20) & 1 # asisdelem, asimdelem
# def get_M(d): return (d >> 23) & 1 # ldst_pac
# def get_M(d): return (d >> 31) & 1 # floatcmp, floatccmp, floatsel, floatdp1, floatdp2, floatdp3, floatimm
# def get_N(d): return (d >> 21) & 1 # log_shift
# def get_N(d): return (d >> 22) & 1 # bitfield, extract, log_imm
def get_O(d): return (d >> 14) & 1
def get_Op0(d): return (d >> 21) & 3
def get_Q(d): return (d >> 30) & 1
# def get_R(d): return (d >> 21) & 1 # asisdlso, asisdlsop
# def get_R(d): return (d >> 22) & 1 # memop
def get_Ra(d): return (d >> 10) & 0x1F
def get_Rd(d): return (d >> 0) & 0x1F
# def get_Rm(d): return (d >> 16) & 0x1F # asisdlsep, asisdlsop, ldst_regoff, extract, addsub_ext, addsub_shift, addsub_carry, condcmp_reg, condsel, dp_2src, dp_3src, log_shift, asimdext, asimdperm, asisddiff, asisdsame, asisdsamefp16, asisdsame2, asimdtbl, asimddiff, asimdsame, asimdsamefp16, asimdsame2, crypto4, cryptosha3, cryptosha512_3, crypto3_imm2, crypto3_imm6, floatcmp, floatccmp, floatsel, floatdp2, floatdp3
# def get_Rm(d): return (d >> 16) & 0xF # asisdelem, asimdelem
def get_Rn(d): return (d >> 5) & 0x1F
def get_Rs(d): return (d >> 16) & 0x1F
def get_Rt(d): return (d >> 0) & 0x1F
def get_Rt2(d): return (d >> 10) & 0x1F
# def get_S(d): return (d >> 12) & 1 # asisdlso, asisdlsop, ldst_regoff
# def get_S(d): return (d >> 22) & 1 # ldst_pac
# def get_S(d): return (d >> 29) & 1 # addsub_imm, addsub_ext, addsub_shift, addsub_carry, condcmp_imm, condcmp_reg, condsel, dp_1src, dp_2src, float2fix, float2int, floatcmp, floatccmp, floatsel, floatdp1, floatdp2, floatdp3, floatimm
def get_U(d): return (d >> 29) & 1
def get_V(d): return (d >> 26) & 1
def get_W(d): return (d >> 11) & 1
# def get_a(d): return (d >> 18) & 1 # asimdimm
# def get_a(d): return (d >> 23) & 1 # asisdsamefp16, asisdmiscfp16, asimdsamefp16, asimdmiscfp16
def get_b(d): return (d >> 17) & 1
def get_b40(d): return (d >> 19) & 0x1F
def get_b5(d): return (d >> 31) & 1
def get_c(d): return (d >> 16) & 1
def get_cmode(d): return (d >> 12) & 0xF
# def get_cond(d): return (d >> 0) & 0xF # condbranch
# def get_cond(d): return (d >> 12) & 0xF # condcmp_imm, condcmp_reg, condsel, floatccmp, floatsel
def get_d(d): return (d >> 9) & 1
def get_e(d): return (d >> 8) & 1
def get_f(d): return (d >> 7) & 1
def get_g(d): return (d >> 6) & 1
def get_h(d): return (d >> 5) & 1
def get_hw(d): return (d >> 21) & 3
def get_imm12(d): return (d >> 10) & 0xFFF
def get_imm14(d): return (d >> 5) & 0x3FFF
def get_imm16(d): return (d >> 5) & 0xFFFF
def get_imm19(d): return (d >> 5) & 0x7FFFF
def get_imm2(d): return (d >> 12) & 3
def get_imm26(d): return (d >> 0) & 0x3FFFFFF
def get_imm3(d): return (d >> 10) & 7
def get_imm4(d): return (d >> 11) & 0xF
# def get_imm5(d): return (d >> 16) & 0x1F # condcmp_imm, asimdins, asisdone
# def get_imm5(d): return (d >> 5) & 0x1F # floatimm
def get_imm6(d): return (d >> 10) & 0x3F
def get_imm7(d): return (d >> 15)