Created
October 16, 2018 17:18
-
-
Save anarsoul/853d219d104eaf30e1ca3fbd14d82f75 to your computer and use it in GitHub Desktop.
This file contains bidirectional Unicode text that may be interpreted or compiled differently than what appears below. To review, open the file in an editor that reveals hidden Unicode characters.
Learn more about bidirectional Unicode characters
diff --git a/drivers/clk/sunxi-ng/ccu-sun50i-a64.c b/drivers/clk/sunxi-ng/ccu-sun50i-a64.c | |
index ee9c12cf3f08..9e096d930618 100644 | |
--- a/drivers/clk/sunxi-ng/ccu-sun50i-a64.c | |
+++ b/drivers/clk/sunxi-ng/ccu-sun50i-a64.c | |
@@ -513,14 +513,14 @@ static const char * const de_parents[] = { "pll-periph0-2x", "pll-de" }; | |
static SUNXI_CCU_M_WITH_MUX_GATE(de_clk, "de", de_parents, | |
0x104, 0, 4, 24, 3, BIT(31), 0); | |
-static const char * const tcon0_parents[] = { "pll-mipi", "pll-video0-2x" }; | |
-static const u8 tcon0_table[] = { 0, 2, }; | |
+static const char * const tcon0_parents[] = { "pll-mipi" }; | |
+static const u8 tcon0_table[] = { 0, }; | |
static SUNXI_CCU_MUX_TABLE_WITH_GATE(tcon0_clk, "tcon0", tcon0_parents, | |
tcon0_table, 0x118, 24, 3, BIT(31), | |
CLK_SET_RATE_PARENT); | |
-static const char * const tcon1_parents[] = { "pll-video0", "pll-video1" }; | |
-static const u8 tcon1_table[] = { 0, 2, }; | |
+static const char * const tcon1_parents[] = { "pll-video1" }; | |
+static const u8 tcon1_table[] = { 2, }; | |
static struct ccu_div tcon1_clk = { | |
.enable = BIT(31), | |
.div = _SUNXI_CCU_DIV(0, 4), | |
@@ -573,8 +573,8 @@ static const char * const mbus_parents[] = { "osc24M", "pll-periph0-2x", | |
static SUNXI_CCU_M_WITH_MUX_GATE(mbus_clk, "mbus", mbus_parents, | |
0x15c, 0, 3, 24, 2, BIT(31), CLK_IS_CRITICAL); | |
-static const char * const dsi_dphy_parents[] = { "pll-video0", "pll-periph0" }; | |
-static const u8 dsi_dphy_table[] = { 0, 2, }; | |
+static const char * const dsi_dphy_parents[] = { "pll-video0", }; | |
+static const u8 dsi_dphy_table[] = { 0, }; | |
static SUNXI_CCU_M_WITH_MUX_TABLE_GATE(dsi_dphy_clk, "dsi-dphy", | |
dsi_dphy_parents, dsi_dphy_table, | |
0x168, 0, 4, 8, 2, BIT(31), CLK_SET_RATE_PARENT); |
Sign up for free
to join this conversation on GitHub.
Already have an account?
Sign in to comment