Marco Merlin bat52

## Comparison Espressif ESP MCUs.md

      
              1 file
            
          
              20 forks
            
          
              24 comments
            
          
              245 stars
            
          
                sekcompsci
                / Comparison Espressif ESP MCUs.md
            
            
              Last active
              July 23, 2024 20:41
                — forked from fabianoriccardi/Comparison Espressif ESP MCUs.md
            
              
                Comparison chips (SoCs) table for ESP8266/ESP32/ESP32-S2/ESP32-S3/ESP32-C3/ESP32-C6. Forked from @fabianoriccardi

              
    Comparison chips (SoCs) table for ESP8266/ESP32/ESP32-S2/ESP32-S3/ESP32-C3/ESP32-C6

A minimal table to compare the Espressif's MCU families.


ESP8266
ESP32
ESP32-S2
ESP32-S3
ESP32-C3
ESP32-C6


Announcement Date
2014, August
2016, September
2019, September
2020, December


## README.md

      
              4 files
            
          
              0 forks
            
          
              3 comments
            
          
              3 stars
            
          
                j-marjanovic
                / README.md
            
            
              Last active
              January 3, 2023 00:03
            
              
                Simple example of MyHDL and Verilog co-simulation
              
          
    Introduction

This code snippet demonstrates a co-simulation of Verilog code and MyHDL code.
The three modules here presents the absolute minimum for a co-simulation.
The counter_top.v is the top level module. It instantiates the counter module
(found in file counter.v), which is the module we would like to evaluate. Also
instantiated are the signals which are feed from and to MyHDL.