Skip to content

Instantly share code, notes, and snippets.

@brainlag
Last active March 18, 2018 21:43
Show Gist options
  • Save brainlag/a14b2ba7ce52db1788712bfea2b699df to your computer and use it in GitHub Desktop.
Save brainlag/a14b2ba7ce52db1788712bfea2b699df to your computer and use it in GitHub Desktop.
Index: lib/Target/AVR/AVRISelLowering.cpp
===================================================================
--- lib/Target/AVR/AVRISelLowering.cpp (revision 326572)
+++ lib/Target/AVR/AVRISelLowering.cpp (working copy)
@@ -345,6 +345,8 @@
case MVT::i64:
LC = IsSigned ? RTLIB::SDIVREM_I64 : RTLIB::UDIVREM_I64;
break;
+ case MVT::i128:
+ LC = IsSigned ? RTLIB::SDIVREM_I128 : RTLIB::UDIVREM_I128;
}
SDValue InChain = DAG.getEntryNode();
Sign up for free to join this conversation on GitHub. Already have an account? Sign in to comment