Skip to content

Instantly share code, notes, and snippets.

@cfelton
Created December 3, 2013 02:48
Show Gist options
  • Star 0 You must be signed in to star a gist
  • Fork 0 You must be signed in to fork a gist
  • Save cfelton/7763151 to your computer and use it in GitHub Desktop.
Save cfelton/7763151 to your computer and use it in GitHub Desktop.
example of the generated TCL script
#
#
# ISE implementation script
# create: Mon, 02 Dec 2013 14:33:07 +0000
# by: ex_xula.py
#
#
# set compile directory:
set compile_directory .
set top_name xula
set top xula
# set Project:
set proj xula
# change to the directory:
cd ./xilinx/
# set ucf file:
set constraints_file xula.ucf
# set variables:
project open xula.xise
project set family spartan3A
project set device xc3s200a
project set package VQ100
project set speed -4
# add hdl files:
xfile add xula.v
# test if set_source_directory is set:
if { ! [catch {set source_directory $source_directory}]} {
project set "Macro Search Path"
$source_directory -process Translate
}
project set "FPGA Start-Up Clock" "JTAG Clock" -process "Generate Programming File"
# run the implementation:
process run "Synthesize"
process run "Translate"
process run "Map"
process run "Place & Route"
process run "Generate Programming File"
# close the project:
project close
Sign up for free to join this conversation on GitHub. Already have an account? Sign in to comment