Created
August 3, 2022 09:44
-
-
Save cyring/f15646816a47a04f8b8f9c3a4cada24c to your computer and use it in GitHub Desktop.
i9-12900K
This file contains bidirectional Unicode text that may be interpreted or compiled differently than what appears below. To review, open the file in an editor that reveals hidden Unicode characters.
Learn more about bidirectional Unicode characters
12th Gen Intel(R) Core(TM) i9-12900K |
Intel Z690 [7A84]
Controller #0 Dual Channel
Bus Rate 3600 MHz Bus Speed 3585 MHz DDR4 Speed 3585 MHz
Cha CL RCDr RCDw RP RAS RRDs RRDl FAW WR RTPr WTPr CWL CKE CMD
#0 16 19 19 19 39 4 9 44 24 12 44 16 7 2T
#1 0 0 0 0 0 0 0 0 0 0 0 0 0 1T
sgRR dgRR drRR ddRR sgRW dgRW drRW ddRW sgWR dgWR drWR ddWR
#0 7 4 12 12 14 15 15 15 34 27 7 7
#1 0 0 0 0 0 0 0 0 0 0 0 0
sgWW dgWW drWW ddWW REFI RFC XS XP CPDED GEAR ECC
#0 7 4 12 12 14055 630 648 11 4 1 0
#1 0 0 0 0 0 0 0 0 0 1 0
DIMM Geometry for channel #0
Slot Bank Rank Rows Columns Memory Size (MB)
#0
#1 16 2 65536 1024 16384 F4-3600C16-16GTZNC
DIMM Geometry for channel #1
Slot Bank Rank Rows Columns Memory Size (MB)
#0
#1
Controller #1 Dual Channel
Bus Rate 3600 MHz Bus Speed 3585 MHz DDR4 Speed 3585 MHz
Cha CL RCDr RCDw RP RAS RRDs RRDl FAW WR RTPr WTPr CWL CKE CMD
#0 16 19 19 19 39 4 9 44 24 12 44 16 7 2T
#1 0 0 0 0 0 0 0 0 0 0 0 0 0 1T
sgRR dgRR drRR ddRR sgRW dgRW drRW ddRW sgWR dgWR drWR ddWR
#0 7 4 12 12 14 15 15 15 34 27 7 7
#1 0 0 0 0 0 0 0 0 0 0 0 0
sgWW dgWW drWW ddWW REFI RFC XS XP CPDED GEAR ECC
#0 7 4 12 12 14055 630 648 11 4 1 0
#1 0 0 0 0 0 0 0 0 0 1 0
DIMM Geometry for channel #0
Slot Bank Rank Rows Columns Memory Size (MB)
#0
#1 16 2 65536 1024 16384 F4-3600C16-16GTZNC
DIMM Geometry for channel #1
Slot Bank Rank Rows Columns Memory Size (MB)
#0
#1
Sign up for free
to join this conversation on GitHub.
Already have an account?
Sign in to comment
Thanks @rushvora