Skip to content

Instantly share code, notes, and snippets.

=> dump_atags
[core]:
magic = 0x54410001
size = 0x14
flags = 0x0
pagesize = 0x0
rootdev = 0x0
[serial]:
@macromorgan
macromorgan / boot0
Last active April 1, 2024 20:26
RG35XXH+ Bootlog
@ 0: boot0: Allwinner boot0
size: 65536 bytes
eGON checksum matches: 0x311cf4a7
DRAM parameters: A64 H616
DRAM clock : 0x2a0 0x2a0 -
DRAM type : 0x8 0x8 -
ZQ value : 0x8080808 - -
ODT enabled : 0xe0e0e0e 0x7887bbbb -
DX ODT : - 0x8080808 -
DX DRI : - 0xe0e0e0e -
/dts-v1/;
/memreserve/ 0x0000000048000000 0x0000000001000000;
/ {
interrupt-parent = <0x01>;
#address-cells = <0x02>;
#size-cells = <0x02>;
model = "sun50iw9";
compatible = "allwinner,h616\0arm,sun50iw9p1";
@macromorgan
macromorgan / 0001-NOT-YET-READY-TO-MERGE.patch
Created December 8, 2023 16:13
RG-ARC Upstream in Progress
From 97468eb5f2b18f29b046dc3f463d2841b9457d21 Mon Sep 17 00:00:00 2001
From: Chris Morgan <macromorgan@hotmail.com>
Date: Fri, 8 Dec 2023 10:10:25 -0600
Subject: [PATCH] NOT YET READY TO MERGE
Changes required for Anbernic RG-ARC S and RG-ARC D. eMMC and touch
still need to be tested on the RG-ARC D.
---
arch/arm64/boot/dts/rockchip/Makefile | 2 +
.../dts/rockchip/rk3566-anbernic-rg-arc-d.dts | 286 ++++++++++++++++++
@macromorgan
macromorgan / README.md
Last active January 20, 2024 17:30
Debootstrap Development Image

Start with making your "flashable" image. I use 2GB and work from there. fallocate can work too, but some filesystems may not support it.

dd if=/dev/zero of=disk.img bs=1M count=2048

Create your partitions on the disk. I use fdisk and generate a gpt partition table. Note that I leave a slight offset (16MB) for U-Boot and the Rockchip loader stuff, but in my case I will be using U-Boot from the internal SPI and the storage space is entirely optional.

fdisk disk.img

I create my first partition at offset 32768 (16MB exactly) and have it end at 294911 (128MB + 16MB). This gives my boot partition 128MB to work with and ensures that my root partition starts at sector 294912. When working with 512 byte blocks (which we almost always are) it's important to ensure your starting block numbers are always divisible by 8 so that they are 4k aligned.

@macromorgan
macromorgan / 0000-cover-letter.patch
Created November 10, 2023 01:29
Elida KD35T133 Panel Improvements
From d89363f8476e71d4dce9891fc7ab55db04530c02 Mon Sep 17 00:00:00 2001
From: Chris Morgan <macromorgan@hotmail.com>
Date: Thu, 9 Nov 2023 16:42:27 -0600
Subject: [PATCH 0/4] Elida KD35T133 Panel Improvements
Fix a few bugs and clean up no longer needed code on the Elida KD35T133
DSI panel, as used in devices such as the Odroid Go Advance and the
Anbernic RG351M.
Chris Morgan (4):
[PATCH 1/2] board: rockchip: Make panel auto detect error non fatal
Make the inability to detect a panel using the auto detection code not
fail the entire boot process. This means that if the panel ID cannot
be read we don't set an environment variable for the panel, and if an
environment variable for the panel is not set we don't attempt to
update the compatible string. Changes to the code also ensure that
when there are multiple compatible strings required for the panel
we can use them both.
@macromorgan
macromorgan / rg405v-overlay.dts
Created September 5, 2023 14:13
RG405V Device Trees
/dts-v1/;
/ {
model = "Spreadtrum UMS512-1H10 Board";
compatible = "sprd,ums512-1h10\0sprd,ums512";
sprd,sc-id = "ums512 1h10 1000";
fragment {
target-path = "/";
@macromorgan
macromorgan / bootlog
Created September 4, 2023 01:51
UART Dump of RG405V
UUUUUERS
ROM
RBS
SHARKL5pro ddr init...
vref_adj_p0x00000050 0x00000050
0x0021C8C8 0x50000022
@macromorgan
macromorgan / dmesg
Created June 15, 2023 21:29
Anbernic RG Nano Boot Logs
[ 0.000000] Booting Linux on physical CPU 0x0
[ 0.000000] Linux version 4.14.14-anbernic (zd@ubuntu) (gcc version 10.2.0 (Buildroot -gda0ac4e8)) #1 SMP Wed May 31 01:04:46 PDT 2023
[ 0.000000] CPU: ARMv7 Processor [410fc075] revision 5 (ARMv7), cr=10c5387d
[ 0.000000] CPU: div instructions available: patching division code
[ 0.000000] CPU: PIPT / VIPT nonaliasing data cache, VIPT aliasing instruction cache
[ 0.000000] OF: fdt: Machine model: Anbernic
[ 0.000000] Memory policy: Data cache writealloc
[ 0.000000] On node 0 totalpages: 16384
[ 0.000000] free_area_init_node: node 0, pgdat c0a3f200, node_mem_map c3f7a000
[ 0.000000] Normal zone: 128 pages used for memmap