Last active
September 23, 2024 20:59
-
-
Save mdcallag/d382c9a9904487e79723f8ffe05b8a02 to your computer and use it in GitHub Desktop.
This file contains bidirectional Unicode text that may be interpreted or compiled differently than what appears below. To review, open the file in an editor that reveals hidden Unicode characters.
Learn more about bidirectional Unicode characters
Legend: | |
* 5635.1 (5635.old) | |
* 5635.2 (5635.new) | |
* 8028.1 (8028.old) | |
* 8028.2 (8028.new) | |
* 8032.1 (8032.old) | |
* 8032.2 (8032.new) | |
Counters I will investigate relative to 5635.1 (5635.old) | |
5651.2 8028.1 8028.2 8032.1 8032.2 | |
1.407 1.710 0.852 1.239 1.410 cache-references | |
1.150 1.189 1.235 1.251 1.253 dTLB-loads | |
0.913 0.735 0.883 1.126 1.104 iTLB-load-misses | |
1.188 15.870 21.032 15.927 15.068 iTLB-loads | |
0.953 0.938 0.781 0.760 1.275 L1-dcache-load-misses | |
1.094 1.070 0.967 1.100 1.432 L1-icache-loads | |
7.536 26.526 2.279 5.255 5.306 L1-icache-loads-misses | |
0.523 0.835 1.105 1.223 1.429 stalled-cycles-frontend | |
... | |
1.000 1.000 1.000 1.000 1.000 GHz | |
0.965 0.834 0.942 0.869 0.883 instructions | |
0.964 0.834 0.939 0.867 0.881 ipc | |
All of the counters relative to 5635.1 (5635.old) | |
5635.2 8028.1 8028.2 8032.1 8032.2 | |
INF INF INF INF INF alignment-faults | |
0.959 0.845 0.952 0.879 0.895 branches | |
0.919 1.012 1.195 1.030 0.740 branch-misses | |
0.889 1.111 1.222 1.111 0.778 branch-miss-pct | |
1.000 1.000 1.000 1.000 1.000 bus-cycles | |
1.167 0.739 0.899 0.883 0.922 cache-misses | |
0.829 0.432 1.056 0.713 0.654 cache-miss-pct | |
1.407 1.710 0.852 1.239 1.410 cache-references | |
1.022 17.674 17.500 39.196 39.152 context-switches | |
1.000 1.002 1.002 1.003 1.003 cycles | |
1.001 0.715 0.790 0.746 0.635 dTLB-load-misses | |
0.870 0.601 0.639 0.596 0.507 dTLB-load-miss-pct | |
1.150 1.189 1.235 1.251 1.253 dTLB-loads | |
1.000 1.000 1.000 1.000 1.000 dTLB-store-misses | |
1.000 1.000 1.000 1.000 1.000 dTLB-stores | |
0.000 0.000 0.000 0.000 0.000 faults | |
1.000 1.000 1.000 1.000 1.000 GHz | |
0.965 0.834 0.942 0.869 0.883 instructions | |
0.964 0.834 0.939 0.867 0.881 ipc | |
0.913 0.735 0.883 1.126 1.104 iTLB-load-misses | |
0.758 0.061 0.030 0.061 0.061 iTLB-load-miss-pct | |
1.188 15.870 21.032 15.927 15.068 iTLB-loads | |
0.953 0.938 0.781 0.760 1.275 L1-dcache-load-misses | |
1.000 1.140 0.837 0.860 1.442 L1-dcache-load-miss-pct | |
0.957 0.827 0.940 0.876 0.890 L1-dcache-loads | |
1.000 1.000 1.000 1.000 1.000 L1-dcache-stores | |
7.000 25.000 2.429 4.857 3.714 L1-icache-load-miss-pct | |
1.094 1.070 0.967 1.100 1.432 L1-icache-loads | |
7.536 26.526 2.279 5.255 5.306 L1-icache-loads-misses | |
1.000 1.000 1.000 1.000 1.000 LLC-load-misses | |
1.000 1.000 1.000 1.000 1.000 LLC-loads | |
1.000 1.000 1.000 1.000 1.000 LLC-prefetches | |
1.000 1.000 1.000 1.000 1.000 LLC-store-misses | |
1.000 1.000 1.000 1.000 1.000 LLC-stores | |
INF INF INF INF INF major-faults | |
INF INF INF INF INF migratons | |
0.000 0.000 0.000 0.000 0.000 minor-faults | |
0.809 0.834 0.936 0.978 0.941 stalled-cycles-backend | |
0.523 0.835 1.105 1.223 1.429 stalled-cycles-frontend |
Sign up for free
to join this conversation on GitHub.
Already have an account?
Sign in to comment