Skip to content

Instantly share code, notes, and snippets.

@taichi-ishitani
Created December 17, 2020 14:34
Show Gist options
  • Save taichi-ishitani/a5c95f8adbba8e5505f3900d4e2ec134 to your computer and use it in GitHub Desktop.
Save taichi-ishitani/a5c95f8adbba8e5505f3900d4e2ec134 to your computer and use it in GitHub Desktop.
[[register_blocks]]
name = 'block_0'
byte_size = 128
comment = '''
this is block_1.
this block includes six registers.
'''
[[register_blocks.register_files]]
name = 'register_file_0'
offset_address = 0x00
[[register_blocks.register_files.registers]]
name = 'register_0'
offset_address = 0x00
comment = '''
this is register_0.
bit_field_0 is within this register.
'''
[[register_blocks.register_files.registers.bit_fields]]
name = 'bit_field_0'
bit_assignment = { lsb = 0, width = 8 }
type = 'rw'
initial_value = 0
[[register_blocks.register_files.registers]]
name = 'register_1'
offset_address = 0x04
[[register_blocks.register_files.registers.bit_fields]]
name = 'bit_field_0'
bit_assignment = { lsb = 0, width = 8 }
type = 'rw'
initial_value = 0
[[register_blocks.register_files]]
name = 'register_file_1'
offset_address = 0x10
[[register_blocks.register_files.registers]]
name = 'register_0'
offset_address = 0x00
size = [2]
type = ['indirect', 'register_file_0.register_0.bit_field_0', ['register_file_0.register_1.bit_field_0', 0]]
[[register_blocks.register_files.registers.bit_fields]]
name = 'bit_field_0'
bit_assignment = { lsb = 0, width = 8 }
type = 'rw'
initial_value = 0
[[register_blocks.register_files.registers]]
name = 'register_1'
offset_address = 0x00
size = [2]
type = ['indirect', 'register_file_0.register_0.bit_field_0', ['register_file_0.register_1.bit_field_0', 1]]
[[register_blocks.register_files.registers.bit_fields]]
name = 'bit_field_0'
bit_assignment = { lsb = 0, width = 8 }
type = 'rw'
initial_value = 0
[[register_blocks.register_files]]
name = 'register_file_2'
offset_address = 0x20
size = [2]
[[register_blocks.register_files.register_files]]
name = 'register_file_0'
offset_address = 0x00
[[register_blocks.register_files.register_files.registers]]
name = 'register_0'
offset_address = 0x00
size = [2, 3]
[[register_blocks.register_files.register_files.registers.bit_fields]]
name = 'bit_field_0'
bit_assignment = { lsb = 0, width = 4, sequence_size = 2 }
type = 'rw'
initial_value = 0
[[register_blocks.register_files.register_files.registers.bit_fields]]
name = 'bit_field_1'
bit_assignment = { lsb = 8, width = 4, sequence_size = 2 }
type = 'rwe'
initial_value = 0
reference = 'register_file_0.register_0.bit_field_0'
[[register_blocks.register_files.register_files.registers.bit_fields]]
name = 'bit_field_2'
bit_assignment = { lsb = 16, width = 4, sequence_size = 2 }
type = 'rwl'
initial_value = 0
reference = 'register_file_2.register_file_0.register_1.bit_field_0'
[[register_blocks.register_files.register_files.registers]]
name = 'register_1'
offset_address = 0x18
[[register_blocks.register_files.register_files.registers.bit_fields]]
name = 'bit_field_0'
bit_assignment = { lsb = 0, width = 1, sequence_size = 2 }
type = 'rw'
initial_value = 0
Sign up for free to join this conversation on GitHub. Already have an account? Sign in to comment