Last active
April 4, 2017 06:55
-
-
Save yamori813/ecd5df1b314053a73f310c1122775540 to your computer and use it in GitHub Desktop.
This file contains bidirectional Unicode text that may be interpreted or compiled differently than what appears below. To review, open the file in an editor that reveals hidden Unicode characters.
Learn more about bidirectional Unicode characters
Marvell>> tftpboot 400100 Buffalo_WZR-AMPG300NH_kernel.kbin | |
Using egiga0 device | |
TFTP from server 10.10.10.3; our IP address is 10.10.10.108 | |
Filename 'Buffalo_WZR-AMPG300NH_kernel.kbin'. | |
Load address: 0x400100 | |
Loading: ################################################################# | |
################################################################# | |
################################################################# | |
################################################################# | |
################################################################# | |
################################################################# | |
################################################################# | |
################################################################# | |
########################################## | |
done | |
Bytes transferred = 2876964 (2be624 hex) | |
Marvell>> go 0x400100 | |
## Starting application at 0x00400100 ... | |
CPU window#0: address 0x00780000 is not aligned to 0xfb3a63c0 | |
WARNING: could not re-initialise decode windows! Running with existing settings. | |
.. | |
KDB: debugger backends: ddb | |
KDB: current backend: ddb | |
Copyright (c) 1992-2017 The FreeBSD Project. | |
Copyright (c) 1979, 1980, 1983, 1986, 1988, 1989, 1991, 1992, 1993, 1994 | |
The Regents of the University of California. All rights reserved. | |
FreeBSD is a registered trademark of The FreeBSD Foundation. | |
FreeBSD 12.0-CURRENT #27 212bfe3(zrouter)-dirty: Tue Apr 4 15:53:15 JST 2017 | |
hiroki@microserver:/storage/home/hiroki/obj/storage/home/hiroki/zrouter/tmp/ | |
arm.arm/storage/home/hiroki/freebsd/sys/Buffalo_WZR-AMPG300NH arm | |
FreeBSD clang version 4.0.0 (tags/RELEASE_400/final 297347) (based on LLVM 4.0.0 | |
) | |
CPU: ARM926EJ-S rev 0 (ARM9EJ-S core) | |
Little-endian DC enabled IC enabled WB enabled LABT branch prediction disabled | |
32KB/32B 1-way instruction cache | |
32KB/32B 1-way write-back-locking-C data cache | |
real memory = 33550336 (31 MB) | |
avail memory = 28229632 (26 MB) | |
SOC: Marvell 88F5181 rev B1, TClock 166MHz | |
Instruction cache prefetch disabled, data cache prefetch disabled | |
random: entropy device external interface | |
ofwbus0: <Open Firmware Device Tree> | |
simplebus0: <Flattened device tree simple bus> on ofwbus0 | |
cpulist0: <Open Firmware CPU Group> on ofwbus0 | |
cpu0: <Open Firmware CPU> on cpulist0 | |
localbus0: <Marvell device bus> on ofwbus0 | |
ic0: <Marvell Integrated Interrupt Controller> mem 0x20200-0x2023b on simplebus0 | |
timer0: <Marvell CPU Timer> mem 0x20300-0x2032f irq 0 on simplebus0 | |
Event timer "CPUTimer0" frequency 166666667 Hz quality 1000 | |
Timecounter "CPUTimer1" frequency 166666667 Hz quality 1000 | |
gpio0: <Marvell Integrated GPIO Controller> mem 0x10100-0x1011f irq 6,7,8,9 on s | |
implebus0 | |
mge0: <Marvell Gigabit Ethernet controller> mem 0x72000-0x73fff irq 18,19,20,21, | |
22 on simplebus0 | |
mge0: PHY not attached. | |
mge0: Ethernet address: 00:1d:73:22:21:3e | |
uart0: <16550 or compatible> mem 0x12000-0x1201f irq 3 on simplebus0 | |
uart0: console (1280,n,8,1) | |
uart1: <16550 or compatible> mem 0x12100-0x1211f irq 4 on simplebus0 | |
mgemdio0: <Marvell Gigabit Ethernet interface, MDIO controller> mem 0x72000-0x73 | |
fff on simplebus0 | |
mdio0: <MDIO> on mgemdio0 | |
e6000sw0: single-chip addressing mode | |
e6000sw0: single-chip addressing mode | |
e6000sw0: <Marvell 88E6131> on mdio0 | |
e6000sw0: port 0 7d80 03 00 1066 77 00 708 01 cf 00 | |
e6000sw0: port 1 7080 03 00 1066 77 00 708 02 cf 00 | |
e6000sw0: port 2 7d80 03 00 1066 77 00 708 03 cf 00 | |
e6000sw0: port 3 6e88 33 00 1066 77 00 787 01 cf 00 | |
e6000sw0: port 4 6086 403 00 1066 74 00 7ef 01 cf 00 | |
e6000sw0: port 5 7086 403 00 1066 74 00 7df 01 cf 00 | |
e6000sw0: port 6 6086 403 00 1066 74 00 7bf 01 cf 00 | |
e6000sw0: port 7 7086 403 00 1066 77 00 708 08 cf 00 | |
e6000sw0: port REG_GLOBAL c801 00 00 00 4080 00 00 00 | |
e6000sw0: port REG_GLOBAL 00 00 161 00 00 00 00 00 | |
e6000sw0: port REG_GLOBAL 00 00 5555 5555 aaaa aaaa ffff ffff | |
e6000sw0: port REG_GLOBAL fa41 8100 fff0 f4 00 c00 00 00 | |
e6000sw0: port REG_GLOBAL2 00 00 00 ffff 191 f7 00 ff | |
e6000sw0: port REG_GLOBAL2 00 00 00 00 00 00 00 77 | |
e6000sw0: port REG_GLOBAL2 00 00 00 00 00 00 00 00 | |
e6000sw0: port REG_GLOBAL2 00 00 00 00 00 00 f0 00 | |
e6000sw0: PHY at 0 | |
miibus0: <MII bus> on e6000sw0 | |
e1000phy0: <Marvell 88E1149 Gigabit PHY> PHY 0 on miibus0 | |
e1000phy0: none, 10baseT, 10baseT-FDX, 100baseTX, 100baseTX-FDX, 1000baseT, 100 | |
0baseT-master, 1000baseT-FDX, 1000baseT-FDX-master, auto | |
e6000sw0: PHY at 1 | |
miibus1: <MII bus> on e6000sw0 | |
e1000phy1: <Marvell 88E1149 Gigabit PHY> PHY 1 on miibus1 | |
e1000phy1: none, 10baseT, 10baseT-FDX, 100baseTX, 100baseTX-FDX, 1000baseT, 100 | |
0baseT-master, 1000baseT-FDX, 1000baseT-FDX-master, auto | |
e6000sw0: PHY at 2 | |
miibus2: <MII bus> on e6000sw0 | |
e1000phy2: <Marvell 88E1149 Gigabit PHY> PHY 2 on miibus2 | |
e1000phy2: none, 10baseT, 10baseT-FDX, 100baseTX, 100baseTX-FDX, 1000baseT, 100 | |
0baseT-master, 1000baseT-FDX, 1000baseT-FDX-master, auto | |
e6000sw0: CPU port at 3 | |
e6000sw0: PHY at 4 disable | |
e6000sw0: PHY at 5 | |
miibus3: <MII bus> on e6000sw0 | |
e1000phy3: <Marvell 88E1112 Gigabit PHY> PHY 5 on miibus3 | |
e1000phy3: none, 10baseT, 10baseT-FDX, 100baseTX, 100baseTX-FDX, 1000baseSX, 10 | |
00baseSX-FDX, 1000baseT, 1000baseT-master, 1000baseT-FDX, 1000baseT-FDX-master, | |
auto | |
e6000sw0: PHY at 6 disable | |
e6000sw0: PHY at 7 | |
miibus4: <MII bus> on e6000sw0 | |
e1000phy4: <Marvell 88E1112 Gigabit PHY> PHY 7 on miibus4 | |
e1000phy4: none, 10baseT, 10baseT-FDX, 100baseTX, 100baseTX-FDX, 1000baseSX, 10 | |
00baseSX-FDX, 1000baseT, 1000baseT-master, 1000baseT-FDX, 1000baseT-FDX-master, | |
auto | |
etherswitch0: <Switch controller> on e6000sw0 | |
mdioproxy0: <MII/MDIO proxy, MDIO side> on mdio0 | |
cfi0: <AMD/Fujitsu - 8MB> mem 0xff800000-0xfff7ffff on ofwbus0 | |
cfid0 on cfi0 | |
Timecounters tick every 10.000 msec | |
Trying to mount root from cd9660:/dev/cfid0s.rootfs.uzip []... | |
warning: no time-of-day clock registered, system time will not be set accurately | |
e6000sw0port0: link state changed to UP | |
e6000sw0port1: link state changed to DOWN | |
e6000sw0port2: link state changed to UP | |
e6000sw0port5: link state changed to DOWN | |
e6000sw0port7: link state changed to DOWN | |
/etc/rc: cannot create /dev/led/status: No such file or directory | |
kern.coredump: 1 -> 0 | |
net.inet.ip.forwarding: 0 -> 1 | |
memory disk size = 10m | |
random: unblocking device. | |
MORI MORI MGE_PORT_SERIAL_CTRL 40600 | |
MORI MORI MGE_PORT_SERIAL_CTRL a4260e | |
MORI MORI MGE_PORT_SERIAL_CTRL a4260e | |
Thu Jan 1 09:00:28 JST 1970 | |
/etc/rc: cannot create /dev/led/status: No such file or directory | |
login: |
Sign up for free
to join this conversation on GitHub.
Already have an account?
Sign in to comment