Skip to content

Instantly share code, notes, and snippets.

@zid

zid/out3.txt Secret

Created March 10, 2023 02:35
Show Gist options
  • Star 0 You must be signed in to star a gist
  • Fork 0 You must be signed in to fork a gist
  • Save zid/f9bfe0a39015a26fda627427aea8e1c7 to your computer and use it in GitHub Desktop.
Save zid/f9bfe0a39015a26fda627427aea8e1c7 to your computer and use it in GitHub Desktop.
tinymembench v0.4.9 (simple benchmark for memory throughput and latency)
==========================================================================
== Memory bandwidth tests ==
== ==
== Note 1: 1MB = 1000000 bytes ==
== Note 2: Results for 'copy' tests show how many bytes can be ==
== copied per second (adding together read and writen ==
== bytes would have provided twice higher numbers) ==
== Note 3: 2-pass copy means that we are using a small temporary buffer ==
== to first fetch data into it, and only then write it to the ==
== destination (source -> L1 cache, L1 cache -> destination) ==
== Note 4: If sample standard deviation exceeds 0.1%, it is shown in ==
== brackets ==
==========================================================================
C copy backwards : 15692.3 MB/s (1.9%)
C copy backwards (32 byte blocks) : 15700.9 MB/s (0.6%)
C copy backwards (64 byte blocks) : 15850.3 MB/s (0.4%)
C copy : 15979.7 MB/s (0.5%)
C copy prefetched (32 bytes step) : 16318.6 MB/s (0.3%)
C copy prefetched (64 bytes step) : 16653.2 MB/s (0.4%)
C 2-pass copy : 13012.1 MB/s (0.5%)
C 2-pass copy prefetched (32 bytes step) : 15435.1 MB/s (4.5%)
C 2-pass copy prefetched (64 bytes step) : 14042.6 MB/s
C fill : 37818.4 MB/s (1.5%)
C fill (shuffle within 16 byte blocks) : 40331.6 MB/s (1.6%)
C fill (shuffle within 32 byte blocks) : 39770.6 MB/s (0.6%)
C fill (shuffle within 64 byte blocks) : 36434.1 MB/s (0.9%)
---
standard memcpy : 24978.6 MB/s (1.4%)
standard memset : 43870.3 MB/s (1.0%)
---
MOVSB copy : 26893.6 MB/s (0.3%)
MOVSD copy : 26924.0 MB/s (0.3%)
SSE2 copy : 18639.8 MB/s (0.6%)
SSE2 nontemporal copy : 26401.2 MB/s (0.4%)
SSE2 copy prefetched (32 bytes step) : 18751.8 MB/s (0.4%)
SSE2 copy prefetched (64 bytes step) : 18529.2 MB/s (0.5%)
SSE2 nontemporal copy prefetched (32 bytes step) : 26598.6 MB/s (0.5%)
SSE2 nontemporal copy prefetched (64 bytes step) : 26537.2 MB/s (0.3%)
SSE2 2-pass copy : 15614.5 MB/s (2.6%)
SSE2 2-pass copy prefetched (32 bytes step) : 15900.3 MB/s (0.7%)
SSE2 2-pass copy prefetched (64 bytes step) : 15664.1 MB/s (0.3%)
SSE2 2-pass nontemporal copy : 5445.2 MB/s (0.4%)
SSE2 fill : 44565.3 MB/s (0.9%)
SSE2 nontemporal fill : 28205.9 MB/s
==========================================================================
== Framebuffer read tests. ==
== ==
== Many ARM devices use a part of the system memory as the framebuffer, ==
== typically mapped as uncached but with write-combining enabled. ==
== Writes to such framebuffers are quite fast, but reads are much ==
== slower and very sensitive to the alignment and the selection of ==
== CPU instructions which are used for accessing memory. ==
== ==
== Many x86 systems allocate the framebuffer in the GPU memory, ==
== accessible for the CPU via a relatively slow PCI-E bus. Moreover, ==
== PCI-E is asymmetric and handles reads a lot worse than writes. ==
== ==
== If uncached framebuffer reads are reasonably fast (at least 100 MB/s ==
== or preferably >300 MB/s), then using the shadow framebuffer layer ==
== is not necessary in Xorg DDX drivers, resulting in a nice overall ==
== performance improvement. For example, the xf86-video-fbturbo DDX ==
== uses this trick. ==
==========================================================================
MOVSD copy (from framebuffer) : 28022.8 MB/s
MOVSD 2-pass copy (from framebuffer) : 40372.8 MB/s (13.9%)
SSE2 copy (from framebuffer) : 63078.3 MB/s (0.1%)
SSE2 2-pass copy (from framebuffer) : 36220.4 MB/s
==========================================================================
== Memory latency test ==
== ==
== Average time is measured for random memory accesses in the buffers ==
== of different sizes. The larger is the buffer, the more significant ==
== are relative contributions of TLB, L1/L2 cache misses and SDRAM ==
== accesses. For extremely large buffer sizes we are expecting to see ==
== page table walk with several requests to SDRAM for almost every ==
== memory access (though 64MiB is not nearly large enough to experience ==
== this effect to its fullest). ==
== ==
== Note 1: All the numbers are representing extra time, which needs to ==
== be added to L1 cache latency. The cycle timings for L1 cache ==
== latency can be usually found in the processor documentation. ==
== Note 2: Dual random read means that we are simultaneously performing ==
== two independent memory accesses at a time. In the case if ==
== the memory subsystem can't handle multiple outstanding ==
== requests, dual random read has the same timings as two ==
== single reads performed one after another. ==
==========================================================================
block size : single random read / dual random read
1024 : 0.0 ns / 0.0 ns
2048 : 0.0 ns / 0.0 ns
4096 : 0.0 ns / 0.0 ns
8192 : 0.0 ns / 0.0 ns
16384 : 0.0 ns / 0.0 ns
32768 : 0.0 ns / 0.0 ns
65536 : 0.8 ns / 1.2 ns
131072 : 1.3 ns / 1.6 ns
262144 : 1.5 ns / 1.7 ns
524288 : 3.3 ns / 4.1 ns
1048576 : 6.9 ns / 9.0 ns
2097152 : 9.2 ns / 10.8 ns
4194304 : 10.5 ns / 11.7 ns
8388608 : 13.1 ns / 14.6 ns
16777216 : 17.9 ns / 21.9 ns
33554432 : 35.6 ns / 46.8 ns
67108864 : 62.7 ns / 82.1 ns
Sign up for free to join this conversation on GitHub. Already have an account? Sign in to comment