Skip to content

Instantly share code, notes, and snippets.

View tothandras's full-sized avatar

András Tóth tothandras

View GitHub Profile
maxtrynumber = 1e6;
starttimer = function() {login_wait_timer = setInterval('docheck()', 1);}
@tothandras
tothandras / ambient.js
Created July 16, 2016 00:29
Tessel 2 - Enlightener
'use strict'
const ambientlib = require('ambient-attx4')
function ambientSensor (port) {
return new Promise((resolve, reject) => {
const ambient = ambientlib.use(port)
ambient.on('ready', () => {
console.log('connected to ambient module')
#
#Edition of used I/O line:
# #NET "" --> NET "Signal_name"
# #NET "" --> NET "Signal_name<i>"
#
# FPGA system clock:
#-------------------
# Signal FPGA Comment
@tothandras
tothandras / spi_temp.v
Created October 8, 2013 18:38
spi_temp 3. mereslaboron
`timescale 1ns / 1ps
module spi_temp(
input clk,
input rst,
output cs,
output sck,
input so,
output [12:0] temp,
output DBG_CS,
`timescale 1ns / 1ps
//////////////////////////////////////////////////////////////////////////////////
// Engineers: Toth Andras / Szell Andras
//
// Create Date: 11:42:27 10/06/2013
// Module Name: uart
// Project Name: MeresLabor1 HF
// Description:
// Soros adó egység (UART)
@tothandras
tothandras / uart_transmitter.v
Last active December 24, 2015 18:29
`timescale 1ns / 1ps ////////////////////////////////////////////////////////////////////////////////// // Engineers: Toth Andras / Szell Andras // // Create Date: 11:42:27 10/06/2013 // Module Name: uart // Project Name: MeresLabor1 HF // Description: // Soros adó egység (UART) // // Realizálás: FPGA mérőpanelen // // A soros adó egység start é…
`timescale 1ns / 1ps
//////////////////////////////////////////////////////////////////////////////////
// Engineers: Toth Andras / Szell Andras
//
// Create Date: 11:42:27 10/06/2013
// Module Name: uart
// Project Name: MeresLabor1 HF
// Description:
// Soros adó egység (UART)
//
`timescale 1ns / 1ps
//////////////////////////////////////////////////////////////////////////////////
// Company:
// Engineer: M.Yasir
// Create Date: 13:55:43 02/11/2011
// Design Name:
// Module Name: UART_Tx
// Project Name:
// Target Devices:
`timescale 1ns / 1ps
//////////////////////////////////////////////////////////////////////////////////
// Company:
// Engineer:
//
// Create Date: 10:30:49 09/10/2013
// Design Name:
// Module Name: rategen
// Project Name:
// Target Devices:
`timescale 1ns / 1ps
//////////////////////////////////////////////////////////////////////////////////
// Company:
// Engineer:
//
// Create Date: 09:31:39 09/10/2013
// Design Name:
// Module Name: count_sec
// Project Name:
// Target Devices:
@tothandras
tothandras / hooks.js
Last active November 16, 2015 08:51
hooks.js
const filter = new BadWordsFilter();
const hooks = {
mutation: {
pre: (next, todo, ...rest) => {
if (todo.text) {
todo.text = filter.clean(todo.text);
}
next(todo, ...rest);
}