Skip to content

Instantly share code, notes, and snippets.

BCM338332 TP0 346890
MemSize: 128 M
Chip ID: BCM3383G-B0
BootLoader Version: 2.6.0-15-gac1e Release Gnu spiboot reduced DDR drive
Build Date: Mar 13 2015
Build Time: 15:41:05
SPI flash ID 0xc22018, size 16MB, block size 64KB, write buffer 256, flags 0x0
parameter offset is 40788
===> lib/clang/libclang (all)
===> lib/clang/headers (all)
===> lib/clang/libllvm (install)
===> lib/clang/libclang (install)
===> lib/clang/headers (install)
sh /usr/home/hiroki/freebsd/tools/install.sh -C -o root -g wheel -m 444 /usr/h
ome/hiroki/freebsd/contrib/llvm/tools/clang/lib/Headers/__clang_cuda_builtin_var
s.h /usr/home/hiroki/freebsd/contrib/llvm/tools/clang/lib/Headers/__clang_cuda_c
math.h /usr/home/hiroki/freebsd/contrib/llvm/tools/clang/lib/Headers/__clang_cud
a_complex_builtins.h /usr/home/hiroki/freebsd/contrib/llvm/tools/clang/lib/Heade
Bootbase Version: V1.11 | 11/05/2002 17:43:55
RAM: Size = 8192 Kbytes
DRAM POST: Testing: 8192K
OK
FLASH: AMD 16M *1
RAS Version: V3.60(CZ.0) | 11/12/2002 13:30:40
Press any key to enter debug mode within 3 seconds.
...
3329_map_part.h:#define UART_BASE 0xb0000100 /* uart registers */
3380_map_part.h:#define UART_BASE0 0xb4e00200 // uart registers
3383_map_part.h:#define UART_BASE0 0xb4e00500 // uart registers
3384_map_part.h:#define UART_BASE0 0xb4e00500 // uart registers
60333_map_part.h:#define UART_BASE 0xb3e00500 /* UART registers */
6318_map_part.h:#define UART_BASE 0xb0000100 /* uart registers */
63268_map_part.h:#define UART_BASE 0xb0000180 /* uart registers */
6328_map_part.h:#define UART_BASE 0xb0000100 /* uart registers */
63381_map_part.h:#define UART_BASE 0xb0000280 /* uart registers */
@yamori813
yamori813 / gist:e447b362538ca0f8007cb6fe4a5f4e8e
Last active January 26, 2019 08:19
bcm63268 board_draminit
1e7c: 3c0fb000 lui t7,0xb000
1e80: 35ef0180 ori t7,t7,0x180
1e84: 24180020 li t8,32
1e88: 85f90012 lh t9,18(t7)
1e8c: 0338c824 and t9,t9,t8
1e90: 1738fffd bne t9,t8,0x1e88
1e94: 00000000 nop
1e98: 0004c602 srl t8,a0,0x18
1e9c: a1f80017 sb t8,23(t7)
1ea0: 0004c402 srl t8,a0,0x10
# sysctl -a | grep ipsec
kern.features.ipsec: 1
kern.features.ipsec_natt: 1
net.inet.ipsec.def_policy: 1
net.inet.ipsec.esp_trans_deflev: 1
net.inet.ipsec.esp_net_deflev: 1
net.inet.ipsec.ah_trans_deflev: 1
net.inet.ipsec.ah_net_deflev: 1
net.inet.ipsec.ah_cleartos: 1
net.inet.ipsec.dfbit: 0
soc
mips,arm,ppc…
mips - over 4k(atheros,mediatek,broadcom)
arm - v4, v6, v7
router
JP, EURO, USA
bootloader
u-boot,redboot,cfe...
ubldr
execute
CPU platform: Atheros AR9132 rev 1
CPU Frequency=390 MHz
CPU DDR Frequency=390 MHz
CPU AHB Frequency=195 MHz
platform frequency: 390 MHz
CPU reference clock: 5 MHz
CPU MDIO clock: 5 MHz
arguments:
a0 = 00000001
a1 = 800315a8
型番 (内部)コードネーム / RAM / Flash / SoC / SW
WR8100N EAGLE / 32 / 4 / AR9130 / MV6065(100)
WR8500N MESSI / 32 / 4 / AR9132 / BCM5395S
WR4100N FERRY / 32 / 4 / AR7240 / -
WR8150N ENZO / 32 / 4 / AR7240 / -
WR8300N BOJAN / 32 / 4 / AR9132 / AR8316
WR8170N-HP/ST WELKIN-HP/ST / 64 / 4 / AR7242 / - / USB
WR8160N-ST Sky-ST / 64 / 4 / AR9341 / -
WR8370N-HP Cosmos-HP / 64 / 4 / AR7141 / AR8316 / USB
WR8700N-HP GAIL / 64 / 4 / AR7161 / AR8316 / USB
Starting kernel ...
CPU platform: Atheros AR7241 rev 1
CPU Frequency=400 MHz
CPU DDR Frequency=400 MHz
CPU AHB Frequency=200 MHz
platform frequency: 400 MHz
CPU reference clock: 5 MHz
CPU MDIO clock: 5 MHz
arguments: